Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback
Take a look at the new version of this page: [ beta version ]. Tell us what you think.

Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity

Full text

Pdf (2.04 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 13th international conference on Supercomputing table of contents

Rhodes, Greece

Pages: 202 - 209

Year of Publication: 1999

ISBN:1-58113-164-X

Authors

José F. Martínez	Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL
Josep Torrellas	Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL
José Duato	Depto. Ingeniería de Sistemas y Computadores, Universidad Politécnica de Valencia, 46071 Valencia (Spain)

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 11, Citation Count: 6

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/305138.305194 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	K. Aoyama and A. A. Chien. "The Cost of Adaptivity and Virtual Lanes in a Wormhole Router". Journal o/ VLSI Design, Vol. 2, No. 4, 1995.
	2	W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992 [doi>10.1109/71.127260]
	3	W. J. Dally , C. L. Seitz, Deadlock-free message routing in multiprocessor interconnection networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987 [doi>10.1109/TC.1987.1676939]
	4	José Duato, A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks, IEEE Transactions on Parallel and Distributed Systems, v.7 n.8, p.841-854, August 1996 [doi>10.1109/71.532115]
	5	José Duato, A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.6 n.10, p.1055-1067, October 1995 [doi>10.1109/71.473515]
	6	José Duato, A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.4 n.12, p.1320-1331, December 1993 [doi>10.1109/71.250114]
	7	M. GaJles. "Scalable Pipelined Interconnect for Distributed Endpoint Routing: the SGI SPIDER Chip". Proc. Syrup. High Performance Interconnects (Hot Interconnects J), August 1996.
	8	Patrick T. Gaughan , Sudhakar Yalamanchili, Adaptive routing protocols for hypercube interconnection networks, Computer, v.26 n.5, p.12-23, May 1993 [doi>10.1109/2.211888]
	9	V. Krishnan , J. Torrellas, An Direct-Execution Framework for Fast and Accurate Simulation of Superscalar Processors, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.286, October 12-18, 1998
	10	Akhilesh Kumar , Laxmi N. Bhuyan, Evaluating virtual channels for cache-coherent shared-memory multiprocessors, Proceedings of the 10th international conference on Supercomputing, p.253-260, May 25-28, 1996, Philadelphia, Pennsylvania, United States [doi>10.1145/237578.237611]
	11	James Laudon , Daniel Lenoski, The SGI Origin: a ccNUMA highly scalable server, Proceedings of the 24th annual international symposium on Computer architecture, p.241-251, June 01-04, 1997, Denver, Colorado, United States
	12	Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Anoop Gupta , John Hennessy, The directory-based cache coherence protocol for the DASH multiprocessor, Proceedings of the 17th annual international symposium on Computer Architecture, p.148-159, May 28-31, 1990, Seattle, Washington, United States
	13	Lionel M. Ni , Philip K. McKinley, A Survey of Wormhole Routing Techniques in Direct Networks, Computer, v.26 n.2, p.62-76, February 1993 [doi>10.1109/2.191995]
	14	S. L. Scott and G. M. Thorson. "The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus". Proc. Syrup. High-Performance Interconnects (Hot Interconnects ~), August 1996.
	15	S. L. Scott , J. R. Goodman, The Impact of Pipelined Channels on k-ary n-Cube Networks, IEEE Transactions on Parallel and Distributed Systems, v.5 n.1, p.2-16, January 1994 [doi>10.1109/71.262584]
	16	Yuval Tamir , Gregory L. Frazier, Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches, IEEE Transactions on Computers, v.41 n.6, p.725-737, June 1992 [doi>10.1109/12.144624]
	17	Aniruddha S. Vaidya , Anand Sivasubramaniam , Chita R. Das, LAPSES: A Recipe for High Performance Adaptive Router Design, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.236, January 09-12, 1999
	18	Aniruddha S. Vaidya , Anand Sivasubramaniam , Chita R. Das, Performance benefits of virtual channels and adaptive routing: an application-driven study, Proceedings of the 11th international conference on Supercomputing, p.140-147, July 07-11, 1997, Vienna, Austria [doi>10.1145/263580.263618]
	19	Jack E. Veenstra , Robert J. Fowler, MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors, Proceedings of the Second International Workshop on Modeling, Analysis, and Simulation On Computer and Telecommunication Systems, p.201-207, January 31-February 02, 1994
	20	Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy

CITED BY 6

	Ravishankar Iyer , Hujun Wang , Laxmi Narayan Bhuyan, Design and analysis of static memory management policies for CC-NUMA Multiprocessors, Journal of Systems Architecture: the EUROMICRO Journal, v.48 n.1-3, p.59-80, September 2002
	Federico Silla , José Duato, High-Performance Routing in Networks of Workstations with Irregular Topology, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.699-719, July 2000
	Mainak Chaudhuri , Mark Heinrich, Exploring Virtual Network Selection Algorithms in DSM Cache Coherence Protocols, IEEE Transactions on Parallel and Distributed Systems, v.15 n.8, p.699-712, August 2004
	Yong Ho Song , Timothy Mark Pinkston, A Progressive Approach to Handling Message-Dependent Deadlock in Parallel Computer Systems, IEEE Transactions on Parallel and Distributed Systems, v.14 n.3, p.259-275, March 2003
	Elvira Baydal , Pedro Lopez , Jose Duato, A Family of Mechanisms for Congestion Control in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.16 n.9, p.772-784, September 2005
	Prabhat Kumar , Yan Pan , John Kim , Gokhan Memik , Alok Choudhary, Exploring concentration and channel slicing in on-chip network router, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.276-285, May 10-13, 2009