SHILPA

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

SHILPA: a high-level synthesis system for self-timed circuits

Full text

Pdf (512 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design table of contents

Santa Clara, California, United States

Pages: 587 - 591

Year of Publication: 1992

ISBN:0-89791-540-2

Authors

Venkatesh Akella	Department of Computer Science, University of Utah, Salt Lake City, UT
Ganesh Gopalakrishnan	Department of Computer Science, University of Utah, Salt Lake City, UT

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 8, Citation Count: 10

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Ake92	Venkatesh Akella. An Inte#rated Framework for the Automatic Synthesis of Efficient Self-timed Circuits tom Behavioral Specifications. PhD thesis, Department of Computer Science, University of Utah, 1992.
	Bru91	Erik Lee Brunvand, Translating concurrent communicating programs into asynchronous circuits, Carnegie Mellon University, Pittsburgh, PA, 1992
	Mar89	Alain J. Martin, Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits, California Institute of Technology, Pasadena, CA, 1989
	Sut89	Ivan Sutherland. Micropipelines. Communications of the A C~M, June 1989. The 1988 A CM Turintt Award Lecture.
	vB92	Kees van Berkel. Handshake circuits: an intermediary between communicating processes and VLSI. PhD thesis, Philips Research Laboratories, Eindhoven, The Netherlands, 1992.

CITED BY 10

	Prabhakar Kudva , Ganesh Gopalakrishnan , Hans Jacobson, A technique for synthesizing distributed burst-mode circuits, Proceedings of the 33rd annual conference on Design automation, p.67-70, June 03-07, 1996, Las Vegas, Nevada, United States
	Kenneth Y. Yun , David L. Dill, Unifying synchronous/asynchronous state machine synthesis, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.255-260, November 07-11, 1993, Santa Clara, California, United States
	Bill Lin , Steven Vercauteren, Synthesis of concurrent system interface modules with automatic protocol conversion generation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.101-108, November 06-10, 1994, San Jose, California, United States
	Kenneth Y. Yun , Bill Lin , David L. Dill , Srinivas Devadas, Performance-driven synthesis of asynchronous controllers, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.550-557, November 06-10, 1994, San Jose, California, United States
	Steven M. Nowick , David L. Dill, Exact two-level minimization of hazard-free logic with multiple-input changes, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.626-630, November 1992, Santa Clara, California, United States
	Prabhakar Kudva , Venkatesh Akella, Testing two-phase transition signaling based self-timed circuits in a synthesis environment, Proceedings of the 7th international symposium on High-level synthesis, p.104-111, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
	Ganesh Gopalakrishnan , Richard Fujimoto, Design and verification of the Rollback Chip using HOP: a case study of formal methods applied to hardware design, ACM Transactions on Computer Systems (TOCS), v.11 n.2, p.109-145, May 1993
	Bill Lin , Gjalt de Jong , Tilman Kolks, Hierarchical optimization of asynchronous circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.712-717, June 12-16, 1995, San Francisco, California, United States
	Sangyun Kim , Peter A. Beerel, Pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Shuji Sannomiya , Yoichi Omori , Makoto Iwata, A Macroscopic Behavior Model for Self-Timed Pipeline Systems, Proceedings of the seventeenth workshop on Parallel and distributed simulation, p.133, June 10-13, 2003