System-level routing of mixed-signal ASICs in WREN

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback
Take a look at the new version of this page: [ beta version ]. Tell us what you think.

System-level routing of mixed-signal ASICs in WREN

Full text

Pdf (764 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design table of contents

Santa Clara, California, United States

Pages: 394 - 399

Year of Publication: 1992

ISBN:0-89791-540-2

Authors

Sujoy Mitra	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania
Sudip K. Nag	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania
Rob A. Rutenbar	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania
L. Richard Carley	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 10, Citation Count: 4

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	H.H. Chen & E. Kuh, "Glitter: A Gridless Variable Width Channel Router," IEEE Trans. CAD, vol. CAD-5, no. 4, pp. 459-465, Oct. 1986.
	2	Umakanta Choudhury , A. Sangiovanni-Vincentelli, Constraint generation for routing analog circuits, Proceedings of the 27th ACM/IEEE conference on Design automation, p.561-566, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123403]
	3	U. Chowdhury and A. Sangiovanni-Vincentelli, "Constraint Based Channel Routing for Analog and Analog/Digital Circuits" Proc. IEEE ICCAD, pp. 198-201, Nov 1990.
	4	J.M. Cob.n, et al., "KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing," IEEE JSSC, vol. 26, no. 3, March, 1991.
	5	Patrick Groeneveld, Wire Ordering for Detailed Routing, IEEE Design & Test, v.6 n.6, p.6-17, November 1989 [doi>10.1109/54.41670]
	6	R.S. Gyurcsik and J. C. Jeen, "A Generalized Approach to Routing Mixed Analog and Digital Signal Nets in a Channel," IEEE JSSC, vol. CAD-2A, no. 2, pp. 436-442, April 1989.
	7	C. D. Kimble, et al., "Analog Autorouted VLSI," Proc. IEEE CICC., June, 1985.
	8	H. Kimura, et aL, "An Automatic Routing Scheme for General Cell LSI," IEEE Trans. CAD, vol. 2, pp. 285-292, Oct. 1983.
	9	E.S. Ochotta, et al, "Equation-Free Synthesis of High Performanee Linear Analog Circuits," Proc. 1992 Brown/MIT Conference on Advanced VLSI, The M1T Press.
	10	J. Rijmenants, et al, "ILAC: An Automated Layout tool for Analog CMOS Circuits," IEEE JSSC, pp. 417-425, vol. 24, no. 2, April 1989.
	11	I. Harada, H. Kitazawa, and T. Kaneko, "A Routing System for Mixed A/D Standard Cell LSI's," Proc. IEEE ICCAD, pp.378-381, 1990.
	12	J. M Cohn, D. J. Garrod, R. A. Rutenbar and L. R. Carley, "Techniques for Simultaneous Placement and Routing of Custom Analog Cells in KOAN/ANAGRAM II, "'Proc. IEEE ICCAD, pp.394-397, 1991.
	13	Carl Sechen, Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing, Proceedings of the 25th ACM/IEEE conference on Design automation, p.73-80, June 12-15, 1988, Atlantic City, New Jersey, United States
	14	Thomas Lengauer, Combinatorial algorithms for integrated circuit layout, John Wiley & Sons, Inc., New York, NY, 1990
	15	E. Lawler, Combinatorial Optimization: Networks and Matroids, Holt, Rinehart, and Winston, 1976.
	16	Dahe Chen , Carl Sechen, Mickey: a macro cell global router, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
	17	H. W. Leong, D. E Wong and C. L. Liu, "A Simulated Annealing Channel Router," Proc. IEEE ICCAD, 1985, pp. 226-228.
	18	M. P. Vecchi and S. Kirkpatrick, "Global Wiring by Simulated Annealing," IEEE Trans. Computer-Aided Design, vol CAD-2, No. 4, pp. 215-222, Oct 1983.

CITED BY 4

	Bulent Basaran , Rob A. Rutenbar , L. Richard Carley, Latchup-aware placement and parasitic-bounded routing of custom analog cells, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.415-421, November 07-11, 1993, Santa Clara, California, United States
	L. Richard Carley , Georges G. E. Gielen , Rob A. Rutenbar , Willy M. C. Sansen, Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies, Proceedings of the 33rd annual conference on Design automation, p.298-303, June 03-07, 1996, Las Vegas, Nevada, United States
	Rob A. Rutenbar , John M. Cohn, Layout tools for analog ICs and mixed-signal SoCs: a survey, Proceedings of the 2000 international symposium on Physical design, p.76-83, May 2000, San Diego, California, United States
	Domine Leenaerts , Georges Gielen , Rob A. Rutenbar, CAD solutions and outstanding challenges for mixed-signal and RFIC design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California