Timing distribution in VHDL behavioral models

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback
Take a look at the new version of this page: [ beta version ]. Tell us what you think.

Timing distribution in VHDL behavioral models

Full text

Pdf (733 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design table of contents

Santa Clara, California, United States

Pages: 82 - 89

Year of Publication: 1992

ISBN:0-89791-540-2

Authors

Ashish S. Gadagkar	Bradley Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA
James R. Armstrong	Bradley Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 16, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	B. Harding, "System Simulation Assures that Chips Play Together," Computer Design, 1989, Aug. 1, pp.70-84.
	2	P.D. Linderman, "Top-Down Design Synthesis Using VHDL," WESCON 1990, pp.382-383.
	3	Nikil D. Dutt , Tedd Hadley , Daniel D. Gajski, An intermediate representation for behavioral synthesis, Proceedings of the 27th ACM/IEEE conference on Design automation, p.14-19, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123192]
	4	N. D. Dutt , D. D. Gajski, Designer controlled behavioral synthesis, Proceedings of the 26th ACM/IEEE conference on Design automation, p.754-757, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74522]
	5	James R. Armstrong, Chip-level modeling with VHDL, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
	6	13. Singh, "A Parametrized CAD tool for VHDL Model Development with X-Windows," Masters Thesis, Virginia Polytechnic Institute and State University, i990.
	7	Steven K. Sherman, Algorithms for timing requirement analysis and generation, Proceedings of the 25th ACM/IEEE conference on Design automation, p.724-727, June 12-15, 1988, Atlantic City, New Jersey, United States
	8	H. P. Williams, "Model Building in Mathematical Programming," Wiley, New York, 1985.
	9	Mokhtar S. Bazaraa , John J. Jarvis , Hanif D. Sherali, Linear Programming and Network Flows, Wiley-Interscience, 2004
	10	G. Hadley, "Linear Programming," Addison-Wesley, Massachussets, 1962.
	11	Hans P. Kunzi , H. G. Tzschach , C. A. Zehnder, Numerical Methods of Mathematical Optimization with ALGOL and FORTRAN Programs, Academic Press, Inc., Orlando, FL, 1971
	12	William H. Press , Brian P. Flannery , Saul A. Teukolsky , William T. Vetterling, Numerical recipes: the art of scientific computing, Cambridge University Press, New York, NY, 1986
	13	Narsingh Deo, Graph Theory with Applications to Engineering and Computer Science (Prentice Hall Series in Automatic Computation), Prentice-Hall, Inc., Upper Saddle River, NJ, 1974
	14	T.Asano, S. Sato, "Long Path Enumeration Algorithms for Timing Verification on Large Digital Systems," 5th Quadrarmeil Infl Conf. on the Theory and Applications of Graphs with special emphasis on Algorithms and Computer Science, Michigan, June 4-8, 1984.