AWE macromodels of VLSI interconnect for circuit simulation

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

AWE macromodels of VLSI interconnect for circuit simulation

Full text

Pdf (640 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design table of contents

Santa Clara, California, United States

Pages: 64 - 70

Year of Publication: 1992

ISBN:0-89791-540-2

Authors

Seok-Yoon Kim	Computer Engineering Research Center, The University of Texas at Austin, 2201, Donley Drive, Suite 395, Austin, Texas
Nanda Gopal	Computer Engineering Research Center, The University of Texas at Austin, 2201, Donley Drive, Suite 395, Austin, Texas
Lawrence T. Pillage	Computer Engineering Research Center, The University of Texas at Austin, 2201, Donley Drive, Suite 395, Austin, Texas

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 14, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	D. F. Anastasakis , N. Gopal , S. Y. Kim , L. T. Pillage, On the stability of moment-matching approximations in asymptotic waveform evaluation, Proceedings of the 29th ACM/IEEE conference on Design automation, p.207-212, June 08-12, 1992, Anaheim, California, United States
	2	Desoer and E. Kuh. Basic Curcuit Theory. McGraw-Hill, 1969.
	3	C. T. Dikmen et al. Piecewise linear Asymptotic Waw~form Evaluation for transient simulation of electronic circuits. In Proc. IEEE Int'l. Syrup. Ckt. Sys., Jun 1991.
	4	N. Gopal, E. Tuncer, D. P. Neikirk, and L. T. Pillage. Evaluation of high-performance interconnect using lumped models. IEEE Trans. Ckt. Sys. (submitted).
	5	X. Huang. Pade approximation of linear(ized) circuit responses. PhD thesis, Carnegie Mellon Univ., Nov 1990.
	6	T. Kailath. Linear Systems. Prentice-Hall, Inc., 1980.
	7	S. Kumashiro, P~. Rohrer, and A. Strojwas. A new efficient method for the transient simulation of 3D interconnect structures. In IEDM Tech. Dig., 1990.
	8	L. W. Nagel. Spice2, a computer program to simulate semiconductor circuits. Technical Report TR-ERL-M520, UC-Berkeley, May 1975.
	9	L. T. Pill,age and R. A. Rohrer. Asymptotic Waveform Evaluation for timing analysis. IEEE Trans. Computer-Aided Des., 9, 1990.
	10	PSPICE USERS' MANUAL. Version 4.03. Microsim Corp., Jan 1990.
	11	V. Raghavan , J. E. Bracken , R. A. Rohrer, AWESpice: a general tool for the accurate and efficient simulation of interconnect problems, Proceedings of the 29th ACM/IEEE conference on Design automation, p.87-92, June 08-12, 1992, Anaheim, California, United States
	12	Curtis L. Ratzlaff , Nanda Gopal , Lawrence T. Pillage, RICE: Rapid interconnect circuit evaluator, Proceedings of the 28th conference on ACM/IEEE design automation, p.555-560, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127732]
	13	T. K. Tang, M. S. Nakhla, and R. Griffith. Analysis of lossy multiconductor transmission lines using the Asymptotic Waveform Evaluation technique. IEEE Trans. Microwave Th. ~ech., 39(12), Dec 1991.

CITED BY 2

	S. Y. Kim , E. Tuncer , R. Gupta , B. Krauter , T. Savarino , D. P. Neikirk , L. T. Pillage, An efficient methodology for extraction and simulation of transmission lines for application specific electronic modules, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.58-65, November 07-11, 1993, Santa Clara, California, United States
	K. L. Shepard , V. Narayanan , P. C. Elmendorf , Gutuan Zheng, Global harmony: coupled noise analysis for full-chip RC interconnect networks, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.139-146, November 09-13, 1997, San Jose, California, United States