VLSI design parsing (preliminary version)

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

VLSI design parsing (preliminary version)

Full text

Pdf (710 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design table of contents

Santa Clara, California, United States

Pages: 30 - 34

Year of Publication: 1992

ISBN:0-89791-540-2

Author

Akhilesh Tyagi

Department of Computer Science, University of North Carolina, Chapel Hill, NC

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 10, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	D. T. Blaauw , D. G. Saab , R. B. Mueller-Thuns , J. A. Abraham , J. T. Rahmeh, Automatic generation of behavioral models from switch-level descriptions, Proceedings of the 26th ACM/IEEE conference on Design automation, p.179-184, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74413]
	2	R.P. Brent and H.T. Kung. A Regular Layout for Parallel Adders. IEEE Trans. Computers, pages 260-264, March 1982.
	3	David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
	4	G. Kedem, F. Brglez and K. Kozminski. OASIS: A Silicon Compiler for Semicustom Design In Proc. ISCAS, 1990.
	5	A. P. Kostelijk. VERA, A Rule-Based Assistant for VLSI Circuit Design. In VLSI89, pages 89-98. 1989.
	6	L.I.S. VLSI Design Tools Reference Manual. Technical Report 87-02-01, NWLIS, University of Washington, Seattle, 1987.
	7	Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
	8	J. Y. Murzin. FAON, A Functional Abstractor of Netlist. In Sdminaire de Programmation Logique, Lannion, May 1986.
	9	M. Ohmura, H. Yasuura, and K. Tamaru. Extraction of Functional Information from Combinational Circuits. In Proc. ICCAD, pages 176-179. 1990.
	10	A. Rajanala and A. Tyagi. An Area Estimation Technique for Module Generation. In Proc. ICCD. 1990.
	11	Suresh Rajgopal , Akhilesh Tyagi, On probabilistic switch-level simulation for asynchronous circuits, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
	12	S. Rajgopal and A. Tyagi. Dynamic Distance based BDD Ordering. In Proc. SASIMI '9~, pages 54-63. Daichisha Press, Kyoto, April 1992.
	13	C. J. Terman. Simulation Tools .for Digital LSI Design. PhD thesis, Dept. EE, MIT, Cambridge, MA, 1983.
	14	A. Tyagi. An Algebraic Model for Datapath Design Space Exploration. In Proc. A CM Intl Workshop on Formal Methods in VLSI Design, January 1991. ava//able as Dept Computer Science, UNC, Chapel Hill, TRgO-O09.
	15	A. Tyagi. How Many Critical Paths Classify a Function? : A Study in Design Space Extraction. In Proc. ISCAS. June 1991.
	16	A. Tyagi. A Module Generator Development Environment: Area Estimation and Design-Space Exploration Encapsulation. to appear In Proc. 6th Intl. Conf. on VLSI Design, January 1993.
	17	J.D. Ullman. Computational Aspects of VLSI. Computer Science Press. 1984.
	18	Andrew Chi-Chih Yao, Some complexity questions related to distributive computing(Preliminary Report), Proceedings of the eleventh annual ACM symposium on Theory of computing, p.209-213, April 30-May 02, 1979, Atlanta, Georgia, United States [doi>10.1145/800135.804414]