Cache design of a sub-micron CMOS system/370

ABSTRACT

An innovative cache accessing scheme based on high MRU (most recently used) hit ratio [1] is proposed for the design of a one-cycle cache in a CMOS implementation of System/370. It is shown that with this scheme the cache access time is reduced by 30 ~ 35% and the performance is within 4% of a true one-cycle cache. This cache scheme is proposed to be used in a VLSI System/370, which is organized to achieve high performance by taking advantage of the performance and integration level of an advanced CMOS technology with half-micron channel length [2]. Decisions on the system partition are based on technology limitations, performance considerations and future extendability. Design decisions on various aspects of the cache organization are based on trace simulations for both UP (uniprocessor) and MP (multiprocessor) configurations.

REFERENCES

• 1: K. So, R.N. Rechtschaffen, "Cache Operations by MRU Change," Proc. of ICCD '86, Portchester New York, Oct. 6, 1986, pp 584-587.
• 2: L.K. Wang et. al., "0.5 Micron Gate CMOS Technology Using E-Beam/Optical Mix Lithography," Symposium on VLSI Technology, May 1986, San Diego, California.
• 3: G. Radin, "The 801 Minicomputer," IBM Journal of Research and Development 27(3), May 1983, pp. 237-246.
• 4: David A. Patterson, Reduced instruction set computers, Communications of the ACM, v.28 n.1, p.8-21, Jan. 1985 [doi>10.1145/2465.214917]
• 5: John Hennessy , Norman Jouppi , Forest Baskett , Thomas Gross , John Gill, Hardware/software tradeoffs for increased performance, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.2-11, March 01-03, 1982, Palo Alto, California, United States
• 6: W.N. Johnson, "VLSI VAX Microcomputer," Digest of papers, Spring COMPCON, Feb. 1984, pp 242-246.
• 7: B. Supnik, I. Evans, "MICROVAX 32 - A VAX Compatible Microprocessor," Spring COMPCON, Feb. 1984, pp 247-250.
• 8: S. Cherensky, D. Genin, and I. Modi, "Electrical Design And Analysis of The Air-Cooled Module (ACM) in IBM System/4381," ICCD '83, Oct. 31, 1983.
• 9: M. Shoji, "Electical Design of BELLMAC-32A Microprocessor," Proc. of 1982 Int. Conf. on Circuit and Computers, Sep. 1982, pp. 112-115.
• 10: S. J. Frank, "Tightly Coupled Multiprocessor Systems Speeds Memory Access Times," Electronics 57, 1 (Jan. 1984), pp. 164-169.
• 11: James R. Goodman, Using cache memory to reduce processor-memory traffic, Proceedings of the 10th annual international symposium on Computer architecture, p.124-131, June 13-17, 1983, Stockholm, Sweden
• 12: R. H. Katz , S. J. Eggers , D. A. Wood , C. L. Perkins , R. G. Sheldon, Implementing a cache consistency protocol, Proceedings of the 12th annual international symposium on Computer architecture, p.276-283, June 17-19, 1985, Boston, Massachusetts, United States
• 13: J. Archibald and J.-L. Baer, "An Evaluation of Cache Coherence Solutions in Shared-Bus Multiprocessors", Tech. Report 85-10-05, Computer Science Dept., Univ. of Washington, Seattle, Wash., Oct. 1985.
• 14: Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proceedings of the 11th annual international symposium on Computer architecture, p.348-354, January 1984

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.2 Design Styles
          Subjects: Cache memories

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Memory technologies

  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Design studies

General Terms:
Design