Architecture of a message-driven processor

ABSTRACT

We propose a machine architecture for a high-performance processing node for a message-passing, MIMD concurrent computer. The principal mechanisms for attaining this goal are the direct execution and buffering of messages and a memory-based architecture that permits very fast context switches. Our architecture also includes a novel memory organization that permits both indexed and associative accesses and that incorporates an instruction buffer and message queue. Simulation results suggest that this architecture reduces message reception overhead by more than an order of magnitude.

REFERENCES

• 1: Agha, Gul A., Actors: A Model of Concurrent Computation in Distributed Systems, MIT Artificial Intelligence Laboratory, Technical Report 844, June 1985.
• 2: Ahuja, S.R., "S/Net: A High Speed Interconnect for Multicomputers," IEEE Jounal on Selected Areas in Communications, November 1983, pp. 751-756.
• 3: William J. Dally , James T. Kajiya, An object oriented architecture, Proceedings of the 12th annual international symposium on Computer architecture, p.154-161, June 17-19, 1985, Boston, Massachusetts, United States
• 4: William James Dally, A VLSI architecture for concurrent data structures, California Institute of Technology, Pasadena, CA, 1986
• 5: Dally, William J. and Seitz, Charles L., "The Torus Routing Chip," to appear in J. Distributed Systems, Vol. 1, No. 3, 1986.
• 6: Dally, William J., "Wire Efficient VLSI Multiprocessor Communication Networks," to appear in Stanford Conference on Advanced Research in VLSI, 1987.
• 7: Intel Scientific Computers, iPSC User's Guide, Order No. 175455- 001, Santa Clara, Calif., Aug. 1985.
• 8: Robert H Halstead, Jr., Parallel symbolic computing, Computer, v.19 n.8, p.35-43, Aug. 1986 [doi>10.1109/MC.1986.1663306]
• 9: Inmos Limited, IMS T424 Reference Manual, Order No. 72 TRN 006 00, Bristol, United Kingdom, November 1984.
• 10: Lutz, C., et. aL, "Design of the Mosaic Element," Proc. MIT Conference on Advanced Research in VLSI, Artech Books, 1984, pp. 1-10.
• 11: Palmer, John F., "The NCUBE Family of Parallel Supercomputers," Proc. IEEE International Conference on Computer Design, ICCD-86, 1986, p. 107.
• 12: C. A. R. Hoare, Communicating sequential processes, Communications of the ACM, v.21 n.8, p.666-677, Aug. 1978 [doi>10.1145/359576.359585]
• 13: Charles L. Seitz, The cosmic cube, Communications of the ACM, v.28 n.1, p.22-33, Jan. 1985 [doi>10.1145/2465.2467]
• 14: Alfred Z. Spector, Performing remote operations efficiently on a local computer network, Communications of the ACM, v.25 n.4, p.246-260, April 1982 [doi>10.1145/358468.358478]
• 15: Thacker, C.P., et. at., "Alto: A Personal Computer," in Computer Structures: Principles and Examples, Siewiorek, Bell, and Newell, Ed., McGraw Hill, 1982.
• 16: Z-80 Product Description, Zilog Corporationm 1977.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Multiple-instruction-stream, multiple-data-stream processors (MIMD)

Additional Classification:
  C. Computer Systems Organization

General Terms:
Design, Measurement, Performance