| High performance integrated Prolog processor IPP |
| Full text |
Pdf
(653 KB)
|
| Source
|
International Symposium on Computer Architecture
archive
Proceedings of the 14th annual international symposium on Computer architecture
table of contents
Pittsburgh, Pennsylvania, United States
Pages: 100 - 107
Year of Publication: 1987
ISBN:0-8186-0776-9
|
|
Authors
|
|
S. Abe
|
Hitachi Research Laboratory, Hitachi, Ltd., Japan
|
|
T. Bandoh
|
Hitachi Research Laboratory, Hitachi, Ltd., Japan
|
|
S. Yamaguchi
|
Hitachi Research Laboratory, Hitachi, Ltd., Japan
|
|
K. Kurosawa
|
Hitachi Research Laboratory, Hitachi, Ltd., Japan
|
|
K. Kiriyama
|
Hitachi Research Laboratory, Hitachi, Ltd., Japan
|
|
| Sponsor |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 7, Downloads (12 Months): 20, Citation Count: 5
|
|
|
ABSTRACT
To realize the highest performance possible for a sequential processor, and to realize utilization of a large amount of existing software, an integrated Prolog processor (IPP) and its optimized compiler are now being developed.
A tagged architecture under constraints of a general purpose computer and a memory management strategy to achieve a high performance are discussed and then an IPP architecture is presented. Based on the Prolog instruction set, which is an extension of Warren's, the Prolog compiler introduces new functions such as indexing by the optimal argument and global register assignment across determinate built-in predicates.
The performance of the IPP for the append program is 1 million logical inferences per second, which is the highest possible for a sequential processor. In the 8-queen program a considerable speed-up is obtained by the new functions.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
D.H.Warren, "An Abstract Prolog Instruction Set," Technical Note 309, Artificial Intelligence Center, SRI International, October 1983.
|
 |
3
|
Ryosei Nakazaki , Akihiko Konagaya , Shin'ichi Habata , Hideo Shimazu , Mamoru Umemutra , Masahiro Yamamoto , Minoru Yokota , Takashi Chikayama, Design of a high-speed Prolog machine (HPM), Proceedings of the 12th annual international symposium on Computer architecture, p.191-197, June 17-19, 1985, Boston, Massachusetts, United States
|
 |
4
|
T. P. Dobry , A. M. Despain , Y. N. Patt, Performance studies of a Prolog machine architecture, Proceedings of the 12th annual international symposium on Computer architecture, p.180-190, June 17-19, 1985, Boston, Massachusetts, United States
|
| |
5
|
A.M. Despain, "A High Performance Prolog Co-processor," Proceedings of WESCON 85, 1985, no 18/2.
|
| |
6
|
R.Onai et al., "Static Analysis of Prolog Programs," Proceedings of the Logic programming Conference 84, Tokyo, March pp 19-21, 1984.
|
| |
7
|
M.Yokota et al.,"The Design and Implementation of a Personal Sequential Inference Machine: PSI," New Generation Ccmputing Vol. 1, pp 125-144,1983.
|
| |
8
|
S. Abe et al., "A New Optimization Technique for a Prolog Canpiler," Proceedings of Compcon 86 Spring, San Francisco, March 1986, pp 241-245.
|
| |
9
|
|
CITED BY 5
|
|
|
|
|
|
|
|
|
|
|
S. Yamaguchi , T. Bandoh , K. Kurosawa , M. Morioka, Architecture of high performance integrated Prolog processor IPP, Proceedings of the 1987 Fall Joint Computer Conference on Exploring technology: today and tomorrow, p.175-182, December 1987, Dallas, Texas, United States
|
|
|
|
|