Performance analysis and design of a logic simulation machine

ABSTRACT

The high costs associated with logic simulation of large VLSI circuits has led to the need for new computer architectures tailored to the simulation task. Such architectures have the potential for significant speed-ups over software-based logic simulators executing on standard sequential computers. This paper presents a model of one class of multiprocessor simulation architectures and compares the performance of some of these machines using data obtained from simulations of VLSI circuits. In addition, we discuss the implications of our results on machine design and examine the sensitivity of the model to variations in circuit characteristics.

REFERENCES

• 1: Gregory F. Pfister, The Yorktown Simulation Engine: Introduction, Proceedings of the 19th conference on Design automation, p.51-54, January 1982
• 2: Monty M. Denneau, The Yorktown Simulation Engine, Proceedings of the 19th conference on Design automation, p.55-59, January 1982
• 3: J. K. Howard, R. L. Maim, and L. M. Warren, "Introduction to the IBM Los Gatos Logic Simulation Machine," Proc. IEEE Inter. Conf. on Comp. Design (ICCD'83), Oct. 1983, pp. 580-583.
• 4: Zycad Corp., "The Zycad Logic Evaluator," Product Description, N. Roseville, MN, 1983.
• 5: Valid Corp., "Realfast Simulation Accelerator," Product Description, 1984.
• 6: Patrick M. Hefferan , Robert J. Smith, II , Val Burdick , Donald L. Nelson, The STE-264 accelerated electronic CAD system, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.352-358, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317912]
• 7: Silicon Solutions Corp., "The Mach 1000 Simulation Engine," Product Description, Menlo Park, CA, 1985.
• 8: Xcelerated Computer Aided Technology Inc., "MX and MXT Series," Product Description, Hopkins, MN, 1986.
• 9: M. A. Franklin, D. F. Warm, and K. F. Wont, "Parallel Machines and Algorithms for Discrete- Event Simulation," Proc. 1984 Int. Conf. on Parallel Processing, Aug. 1984, pp. 449-458.
• 10: V. Ashok, R. Costello, and P. Sadayappan,. "Distributed Discrete Event Simulation Using Dataflow," Proc. 1985 Int. Conf. on Parallel Processing, IEEE Computer Society Press, 1985, pp. 503-510.
• 11: Winfried Hahn , Kristian Fischer, MuSiC: an event-flow computer for fast simulation of digital systems, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.338-344, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317882]
• 12: K. F. Wong , M. A. Franklin , R. D. Chamberlain , B. L. Shing, Statistics on logic simulation, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.13-19, July 1986, Las Vegas, Nevada, United States
• 13: Y. H. Levendel, P. R. Menon, and S. H. Patel, "Special-Purpose Computer for Logic Simulation Using Distributed Processing," The Bell System Technical Journal, Dec. 1983, pp. 2873-2909.
• 14: Ernst G. Ulrich, Event manipulation for discrete simulations requiring large numbers of events, Communications of the ACM, v.21 n.9, p.777-785, Sept. 1978 [doi>10.1145/359588.359611]
• 15: M. Abramovici, Y. H. Levendel, and P. R. Menon, "A Logic Simulation Machine," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems CAD-2:2 (Apr. 1983), pp. 82-94.
• 16: R. D. Chamberlain, "Lsim: A Gate-Switch Level Logic Simulator," M.S. Thesis, Dept. of Computer Science, Washington University, St. Louis, MO., May 1985.
• 17: R. D. Chamberlain and M. A. Franklin, "Collecting Data About Logic Simulation," IEEE Trans. on Computer-Aided Design CAD-5:3 (July 1986), pp. 405-412.
• 18: T. Blank, "A Survey of Hardware Accelerators Used in Computer-Aided Design," IEEE Design and Test of Computers 1:3 (Aug. 1984), pp. 21-39.
• 19: Robert J. Smith, II, Fundamentals of parallel logic simulation, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.2-12, July 1986, Las Vegas, Nevada, United States

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Simulation

Additional Classification:
  B. Hardware
  B.1 CONTROL STRUCTURES AND MICROPROGRAMMING
      B.1.5 Microcode Applications
          Subjects: Special-purpose**

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

General Terms:
Design, Measurement, Performance