The case for a configure-and-execute paradigm

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

The case for a configure-and-execute paradigm

Full text

Pdf (485 KB)

Source

International Conference on Hardware Software Codesign archive
Proceedings of the seventh international workshop on Hardware/software codesign table of contents

Rome, Italy

Pages: 59 - 63

Year of Publication: 1999

ISBN:1-58113-132-1

Authors

Frank Vahid	Dept. of Computer Science and Eng., Univ. of California, Riverside, CA
Tony Givargis	Dept. of Computer Science and Eng., Univ. of California, Riverside, CA

Sponsors

IEEE-CS : Computer Society
IFIP : International Federation for Information Processing
SIGSOFT: ACM Special Interest Group on Software Engineering
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 15, Citation Count: 12

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/301177.301211 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	K. Baoy, DAC eview, EE Times, r, une 8, 1998, Issue 1011.
	2	Bill Bottoms, The Third Millennium's Test Dilemma, IEEE Design & Test, v.15 n.4, p.7-11, October 1998 [doi>10.1109/54.735921]
	3	Adrian Evans , Allan Silburt , Gary Vrckovnik , Thane Brown , Mario Dufresne , Geoffrey Hall , Tung Ho , Ying Liu, Functional verification of large ASICs, Proceedings of the 35th annual conference on Design automation, p.650-655, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277210]
	4	Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
	5	A. de Geus. The IC Hits Midlifc Crisis - From Silicon to Systems, EE Times, Sep 30, 1998, Issue 1028.
	6	Rajesh K. Gupta , Yervant Zorian, Introducing Core-Based System Design, IEEE Design & Test, v.14 n.4, p.15-25, October 1997 [doi>10.1109/54.632877]
	7	J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
	8	K. Kiefendorff. Transistor Budgets Go Ballistic. Microprocessor Report, Volume t2, Number 10, August 3, 1998, 14-181
	9	Jainendra Kumar, Prototyping the M68060 for Concurrent Verification, IEEE Design & Test, v.14 n.1, p.34-41, January 1997 [doi>10.1109/54.573363]
	10	J. van Meerbergen, A. Timmer, J. Leijtan, F. Hatmsze, M. Strik. Experiences with Syslem Level Design for Consumer ICs, VLSI'98, pp 17-22.
	11	Midyear forecast - CEO Perspectives, EE Times, May 27, 1998, Issue 1009.
	12	Sixto Ortiz Jr., New Chips Move Networking onto Silicon, Computer, v.32 n.2, p.7-9, February 1999
	13	B. Payne. Rapid Silicon Prototyping: Paradigm for Custom System-ona-Chip Design, httpJ/www.vlsi.com/velocity.
	14	J. Quigley. DAC Preview, EE Times, June 8, 1998, Issue 1011.
	15	J. Rabaey, A. Abnous, Y. lehikawa, IC Seno, M. Wan, Heterogeneous Reconfignrable Systems, IEI Workshop on Signal Processing Systems, 1997, pp 24-34.
	16	IEEE Design & Test Staff, Panel Summaries, IEEE Design & Test, v.15 n.2, p.5-7, April 1998
	17	M. Satrafzadeh. Confab calls for flexible lab processes - layout gap could repeal Moore's law, EE Times, April 13, 1998, Issue 1002.
	18	Semiconductor Industry Association Roaflmap 1997, hrtp:ttnotea.sematech.org/ntrs/PublNTRg.nsf.
	19	Velocity product information, VI.,SI Technology Inc., http:/twww.vlsi.com/velocity.
	20	Virtual Socket Interface Association Architecture Document, http://www.vsi.org.
	21	Xilinx LogiCORE product information, Xilinx Corp., http:ttwww.xilinx.com.
	22	The UCR Dalton project: http:/twww.cs.ucr.edu/-dalton.

CITED BY 12

	Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi, Parameterised system design based on genetic algorithms, Proceedings of the ninth international symposium on Hardware/software codesign, p.177-182, April 2001, Copenhagen, Denmark
	F. Vermeulen , F. Catthoor , D. Verkest , H. De Man, Extended design reuse trade-offs in hardware-software architecture mapping, Proceedings of the eighth international workshop on Hardware/software codesign, p.103-107, May 2000, San Diego, California, United States
	Frederik Vermeulen , Francky Catthoor , Lode Nachtergaele , Diederik Verkest , Hugo De Man, Power-efficient flexible processor architecture for embedded applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.376-385, June 2003
	Tony D. Givargis , Frank Vahid, Parameterized system design, Proceedings of the eighth international workshop on Hardware/software codesign, p.98-102, May 2000, San Diego, California, United States
	F. Vermeulen , L. Nachtergaele , F. Catthoor , D. Verkest , H. De Man, Flexible hardware acceleration for multimedia oriented microprocessors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.171-177, December 2000, Monterey, California, United States
	Tony Givargis, Improved indexing for cache miss reduction in embedded systems, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Tony D. Givargis , Frank Vahid , Jörg Henkel, Fast cache and bus power estimation for parameterized system-on-a-chip design, Proceedings of the conference on Design, automation and test in Europe, p.333-339, March 27-30, 2000, Paris, France
	Roman Lysecky , Frank Vahid, Prefetching for improved bus wrapper performance in cores, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.1, p.58-90, January 2002
	Tony Givargis, Zero cost indexing for improved processor cache performance, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.3-25, January 2006
	Roman Lysecky , Frank Vahid , Tony Givargis , Rilesh Patel, Pre-Fetching for Improved Core Interfacing, Proceedings of the 12th international symposium on System synthesis, p.51, November 01-04, 1999
	Giuseppe Ascia Vincenzo Catania Maurizi Palesi, A Framework for Design Space Exploration of Parameterized VLSI Systems, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.245, January 07-11, 2002
	Yul Chu , Arul Sandeep Gade , Abhishek Bhaduri, A low-power cache scheme for embedded computing, Journal of Embedded Computing, v.2 n.2, p.261-269, April 2006