A method of measuring nets routability for MCM's general area routing problems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A method of measuring nets routability for MCM's general area routing problems

Full text

Pdf (1.01 MB)

Source

International Symposium on Physical Design archive
Proceedings of the 1999 international symposium on Physical design table of contents

Monterey, California, United States

Pages: 186 - 192

Year of Publication: 1999

ISBN:1-58113-089-9

Authors

Kusnadi	Dept. of Electrical and Computer Engineering, The University of Arizona, Tucson, Arisona
Jo Dale Carothers	Dept. of Electrical and Computer Engineering, The University of Arizona, Tucson, Arisona

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 11, Citation Count: 8

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/299996.300069 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	S. D. Brown, J. Rose, Z. G. Vranesic, "A Stochastic Model to Predict the Routability of Field-Programmable Gate Arrays," IEEB Trans. on Computer.Aided Design of Integrated Circuits and Systems, Vol. 12, No. 12, pp. 1827-1838, Dec. 1993.
	2	Young-Jun Cha , Chong S. Rim , Kazuo Nakajima, A simple and effective greedy multilayer router for MCMs, Proceedings of the 1997 international symposium on Physical design, p.67-72, April 14-16, 1997, Napa Valley, California, United States [doi>10.1145/267665.267686]
	3	Pak K. Chan , Martine D. F. Schlag , Jason Y. Zien, On routability prediction for field-programmable gate arrays, Proceedings of the 30th international conference on Design automation, p.326-330, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164915]
	4	Wayne Wei-Ming Dai , Raymond Kong , Masao Sato, Routability of a rubber-band sketch, Proceedings of the 28th conference on ACM/IEEE design automation, p.45-48, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127623]
	5	A. A. EI-Gamal, "Two-dimensional Stochastic Model for Interconnections in Master Slice integrated Circuits," IEEE Trans. on Circuits and Systems, vol. CAS-28, pp. 127-138, Feb. 1981.
	6	W. R. Heller , W. F. Michail , W. E. Donath, Prediction of wiring space requirements for LSI, Proceedings of the 14th conference on Design automation, p.32-42, January 1977
	7	W. R. Heller, C. G. Hsi, W. F. Mikhail, "Wireability - Designing Wiring Space for Chips and Chip P~es," IBEB Design and Teat, pp. 43-51, Aug. 1984.
	8	N. Iso, Y. Kawaguchi, T. Hirata, "Efficient Routability Checking for Global Wires in Planar Layouts," IE- ICE 23,ann. on b'hndamentals of Electronics, Communications and Computer Sciences, vol. ES0-A, no. 10, pp. 1878-1882, Oct. 1997.
	9	J. Jaja, S. A. Wu, "On routing Two-Terminal Nets in the Presence of Obstacles," IEEE Trans. on Computer- Aided Design, Vol. 8, No. 5, pp. 563-570, May 1989.
	10	K. Y. Khoo, J, Cong, "An Efficient Multilayer MCM Router Based on Four-Via Routing," IEEE 23,ann. on Computer-aided Design of Integrated Circuits and Systems, vol. 14, no. 10, pp. 1277-1290, Oct. 1995.
	11	Donghui Li , Jo Dale Carothers, Mcg: a multilayer general area mcm routing algorithm, 1995
	12	F. M. Maley, "Testing Homotopic Routability Under Polygonal Wiring Rules," Aigorithmica, Vol. 15, pp. 1-16, 1996.
	13	M. Pecht, Y. T. Wong, Advanced Routing of Electronic Modules, Boca Raton, CRC Press, 1996.
	14	S. Sastry, A. C. Parker, "Stochastic Models for Wireability Analysis of Gate Arrays," IEEE Trans. on Computer-aided Design, vol, CAD-5, pp. 53-65, Jan. 1986.
	15	I. E. Shuterland, D. Oestreicher, "How Big Should a Printed Circuit Board Be?," IEEE Trans. on Computer, vol C-22, pp. 537-543, May 1973.
	16	D. C. Wang, "Method for Estimating Routability and Congestion in A Cell Placement for Integrated Circuit Chip," United States Patent 5,587,923, 1996.

CITED BY 8

	Peng Li , Pranab K. Nag , Wojciech Maly, Cost based tradeoff analysis of standard cell designs, Proceedings of the 2000 international workshop on System-level interconnect prediction, p.129-135, April 08-09, 2000, San Diego, California, United States
	Raia T. Hadsell , Patrick H. Madden, Improved global routing through congestion estimation, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Andrew B. Kahng , Xu Xu, Accurate pseudo-constructive wirelength and congestion estimation, Proceedings of the 2003 international workshop on System-level interconnect prediction, April 05-06, 2003, Monterey, CA, USA
	Chiu-wing Sham , Evangeline F. Y. Young, Congestion prediction in floorplanning, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Chiu-wing Sham , Evangeline F. Y. Young, Congestion prediction in early stages, Proceedings of the 2005 international workshop on System level interconnect prediction, April 02-03, 2005, San Francisco, California, USA
	Jinjun Xiong , Lei He, Probabilistic congestion model considering shielding for crosstalk reduction, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Amir H. Farrahi, Estimation and removal or routing congestion (discussion session), Proceedings of the 2000 international workshop on System-level interconnect prediction, p.149, April 08-09, 2000, San Diego, California, United States
	Chiu-Wing Sham , Evangeline F. Y. Young , Jingwei Lu, Congestion prediction in early stages of physical design, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-18, January 2009