Arbitrary convex and concave rectilinear block packing using sequence-pair

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Arbitrary convex and concave rectilinear block packing using sequence-pair

Full text

Pdf (1.09 MB)

Source

International Symposium on Physical Design archive
Proceedings of the 1999 international symposium on Physical design table of contents

Monterey, California, United States

Pages: 103 - 110

Year of Publication: 1999

ISBN:1-58113-089-9

Authors

Kunihiro Fujiyoshi	Department of Electrical and Electronic Engineering, Tokyo University of Agriculture & Technology, Japan
Hiroshi Murata	Micro Ark, Japan

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 6, Downloads (12 Months): 13, Citation Count: 15

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/299996.300034 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Y-Z. Liao and C. K. Wong: "An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints", IEEE Trans. on CAD, Vol.2, No.2, pp.62-69 (1983).
	2	T. Ohtsuki, M. Sato, M. Tachibana, and S. Torii: "Minimum Partitioning of Rectilinear Regions", Trans. IPSJ, Vol.24, No.5, pp.647--653 (1983).
	3	T. Yoshimura: "A Graph Theoretical Compaction Algorithm", in Proc. ISCAS'85, pp.1455-1458 (1985).
	4	James A. McHugh, Algorithmic graph theory, Prentice-Hall, Inc., Upper Saddle River, NJ, 1989
	5	Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, United States
	6	Shigetoshi Nakatake , Kunihiro Fujiyoshi , Hiroshi Murata , Yoji Kajitani, Module placement on BSG-structure and IC layout applications, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.484-491, November 10-14, 1996, San Jose, California, United States
	7	H. Murata, K. Fujiyoshi, S. N akatake, and Y. Kajitani: "VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair', IEEE Trans. on CAD, Vo1.15, No.12, pp.1518--1524 (1996).
	8	M. Kang, and W. W.-M. Dai: "General Floorplanning with L-shaped, T-draped and Soft Blocks Based on Bounded Slicing Grid Structure", in Proc. ASP-DAC'9T, pp.265-270 (1997).
	9	J. Dufour, It. McBride, P. Zhang, and C.-K. Cheng: "A building Block Placement Tool", in Proc, ASP-DAC'97, pp,271- 2~e (199~).
	10	H. Murata , K. Fujiyoshi , M. Kaneko, VLSI/PCB placement with obstacles based on sequence-pair, Proceedings of the 1997 international symposium on Physical design, p.26-31, April 14-16, 1997, Napa Valley, California, United States [doi>10.1145/267665.267675]
	11	H. Murata, K. Fujiyoshi, M. Kaneko: "VLSI/PCB Placement With Obstacles Based on Sequence-Pair', IEEE Trans. on CAD, Vol.17, No.l, pp.60-68 (1998).
	12	S. Nakatake, M. Furuya, and Y. Kajitani: "Module Placement on BSG-Structure with Preplaced Modules and Rectilinear Modules", in Proc. ASP-DAC'98, pp.571-576 (1998).
	13	Jin Xu , Pei-ning Guo , Chung-Kuan Cheng, Rectilinear block placement using sequence-pair, Proceedings of the 1998 international symposium on Physical design, p.173-178, April 06-08, 1998, Monterey, California, United States [doi>10.1145/274535.274561]
	14	Maggie Zhi-Wei Kang , Wayne Wei-Ming Dai, Topology constrained rectilinear block packing for layout reuse, Proceedings of the 1998 international symposium on Physical design, p.179-186, April 06-08, 1998, Monterey, California, United States [doi>10.1145/274535.274562]
	15	K. Fujiyoshi and H. Murata: "A Method to Pack L-shaped and Rectangular Modules Using Sequence-Pair", The ll-th Workshop on Circuits and Systems in Ksruizawa, pp.113- i_I_8, Ap~J (~q~)0
	16	s. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani: "Module Packing Based on the BSG-Structure and IC Layout Applications", IEEE Trans. on CAD, Vol.17, No.6, pp.519- 530 (1998).
	17	Maggie Zhiwei Kang , Wayne Wei-Mingi Dai, Arbitrary rectilinear block packing based on sequence pair, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.259-266, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288623]
	18	Keishi Sakanushi , Shigetoshi Nakatake , Yoji Kajitani, The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.267-274, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288624]

CITED BY 15

	Yingxin Pang , Chung-Kuan Cheng , Koen Lampaert , Weize Xie, Rectilinear block packing using O-tree representation, Proceedings of the 2001 international symposium on Physical design, p.156-161, April 01-04, 2001, Sonoma, California, United States
	Xiaoping Tang , D. F. Wong, FAST-SP: a fast algorithm for block placement based on sequence pair, Proceedings of the 2001 conference on Asia South Pacific design automation, p.521-526, January 2001, Yokohama, Japan
	Xiaoping Tang , D. F. Wong, Floorplanning with alignment and performance constraints, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Jianbang Lai , Ming-Shiun Lin , Ting-Chi Wang , Li-C. Wang, Module placement with boundary constraints using the sequence-pair representation, Proceedings of the 2001 conference on Asia South Pacific design automation, p.515-520, January 2001, Yokohama, Japan
	Evangeline F. Y. Young , Chris C. N. Chu , M. L. Ho, Placement constraints in floorplan design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.735-745, July 2004
	Yuchun Ma , Xianlong Hong , Sheqin Dong , Yici Cai , Chung-Kuan Cheng , Jun Gu, Floorplanning with abutment constraints and L-shpaed/T-shaped blocks baed on corner block list, Proceedings of the 38th conference on Design automation, p.770-775, June 2001, Las Vegas, Nevada, United States
	Yuchun Ma , Xianlong Hong , Sheqin Dong , Yici Cai , Chung-Kuan Cheng , Jun Gu, Stairway compaction using corner block list and its applications with rectilinear blocks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.199-211, April 2004
	Xiaoping Tang , Martin D. F. Wong, On handling arbitrary rectilinear shape constraint, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.38-41, January 27-30, 2004, Yokohama, Japan
	S. N. Adya , I. L. Markov, Combinatorial techniques for mixed-size placement, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.1, p.58-90, January 2005
	Xiaoping Tang , Ruiqi Tian , Martin D. F. Wong, Optimal redistribution of white space for wire length minimization, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Hayward H. Chan , Saurabh N. Adya , Igor L. Markov, Are floorplan representations important in digital design?, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Yukiko Kubo , Shigetoshi Nakatake , Yoji Kajitani , Masahiro Kawakita, Explicit Expression and Simultaneous Optimization of Placement and Routing for Analog IC Layouts, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.467, January 07-11, 2002
	Yuchun Ma , Xianlong Hong , Sheqin Dong , Yici Cai , Chung-Kuan Cheng , Jun Gu, Stairway Compaction using Corner Block List and Its Applications with Rectilinear Blocks, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.387, January 07-11, 2002
	Evangeline F. Y. Young , M. L. Ho , Chris C. N. Chu, A Unified Method to Handle Different Kinds of Placement Constraints in Floorplan Design, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.661, January 07-11, 2002
	Yu-Chun Ma , Xian-Long Hong , She-Qin Dong , C. K. Cheng , Jun Gu, General floorplans with L/T-shaped blocks using corner block list, Journal of Computer Science and Technology, v.21 n.6, p.922-926, November 2006