An efficient sequential quadratic programming formulation of optimal wire spacing for cross-talk noise avoidance routing

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

An efficient sequential quadratic programming formulation of optimal wire spacing for cross-talk noise avoidance routing

Full text

Pdf (858 KB)

Source

International Symposium on Physical Design archive
Proceedings of the 1999 international symposium on Physical design table of contents

Monterey, California, United States

Pages: 22 - 28

Year of Publication: 1999

ISBN:1-58113-089-9

Authors

Paul B. Morton	Dept. of Computer Engineering, University of California, Santa Cruz
Wayne Dai	Dept. of Computer Engineering, University of California, Santa Cruz

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 10, Downloads (12 Months): 27, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/299996.300011 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Tianxiong Xue , Ernest S. Kuh , Dongsheng Wang, Post global routing crosstalk risk estimation and reduction, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.302-309, November 10-14, 1996, San Jose, California, United States
	2	Hai Zhou , D. F. Wong, Global routing with crosstalk constraints, Proceedings of the 35th annual conference on Design automation, p.374-377, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277147]
	3	H. Chen and C. Wong, "63-Layer TCM Wiring with Three-Dimensional Crosstalk Constraints," Interna. tional Journal of High Speed Electronics and Systems, vol. 6, no. 3, pp. 497-508, 1995.
	4	H. Chen and C. Wong, "Wiring and Crosstalk Avoidonce in Multi-Chip Module Design," in Proc. IEEE Custom Integrated Circuits Conference, pp. 28.6.1- 28.6.4, 1992.
	5	T. Miyoshi, S. Wakabayashi, T. Koide, and N. Yoshida, "An MCM Routing Algorithm Considering Crosstalk," in Proc. iEEE Int. Symposium on Circuits and Systems, pp. 211-214, 1995.
	6	Crosstalk-Constrained Maze Routing Based on Lagrangian Relaxation, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.628, October 12-15, 1997
	7	T. Gao and C. Liu, "Minimum Crosstalk Channel Routing," IEEB Trans. Computer-Aided Design, vol. 15, no. 5, pp. 465-474, 1996.
	8	Tong Gao , C. L. Liu, Minimum crosstalk switchbox routing, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.610-615, November 06-10, 1994, San Jose, California, United States
	9	K. Jhang, S. Ha, and C. Jhon, "A Segment Rearrangement Approach to Channel Routing Under the Cromtalk Constraints," in IBBE Asia.Pacific Con}. onf Circuits and Bysterns, pp. 536-541, 1994.
	10	A. Onozawa, K. Chaudhary, and E. Kuh, "Performance Driven Spacing Algorithms using Attractive and Repulsive Constraints for Submicron LSI's," IEEB ~ Trans. Computer.Aided Design, vol. 14, no. 6, pp. 707- 719, 1995.
	11	Kamal Chaudhary , Akira Onozawa , Ernest S. Kuh, A spacing algorithm for performance enhancement and cross-talk reduction, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.697-702, November 07-11, 1993, Santa Clara, California, United States
	12	F. Miller Malley, Single-layer wire routing and compaction, MIT Press, Cambridge, MA, 1990
	13	David J Staepelaere, GEOMETRIC TRANSFORMATIONS FOR A RUBBER-BAND SKETCH (M.S. Thesis), University of California at Santa Cruz, Santa Cruz, CA, 1992
	14	David Staepelaere , Jeffrey Jue , Tal Dayan , Wayne Wei-Ming Dai, SURF: Rubber-Band Routing System for Multichip Modules, IEEE Design & Test, v.10 n.4, p.18-26, October 1993 [doi>10.1109/54.245960]
	15	T. Sakurai, "Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's," IEEE Trans. on Electron Devices, vol. 40, no. 1, pp. 118-124, 1993.
	16	A. Vittal and M. Marek-Sadowska, "Crosstalk Reduction for VLSI," IEEE Trans. Computer-Aided Design, vol. 16, no. 3, pp. 290-298, 1997.
	17	Anirudh Devgan, Efficient coupled noise estimation for on-chip interconnects, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.147-151, November 09-13, 1997, San Jose, California, United States
	18	W. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers," Journal of Applied Physics, vol. 19, no. 1, pp. 55-63, 1948.
	19	J. Rubinstein, P. Penfield, and M. Horowitz, "Signal Delay in RC Tree Networks," IF, BE Trans. Computer- Aided Design, vol. 2, no. 3, pp. 202-211, 1983.
	20	Florentin Dartu , Noel Menezes , Jessica Qian , Lawrence T. Pillage, A gate-delay model for high-speed CMOS circuits, Proceedings of the 31st annual conference on Design automation, p.576-580, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196562]
	21	P. Gill, W. Murray, and M. Wright, Practical Optimization. London: Harcourt Brace and Co., 1981.
	22	N. Menezes, R. Baldick, and L. Pileggi, "A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing," IEEE ~ns. Computer-Aided Design, vol. 16, no. 8, pp. 867-881, 1997.
	23	Chris C. N. Chu , D. F. Wong, A new approach to simultaneous buffer insertion and wire sizing, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.614-621, November 09-13, 1997, San Jose, California, United States
	24	Semiconductor Industry Association, National Technology Roadrnap for Semiconductors. 1994.

CITED BY 2

	Paul B. Morton , Wayne Dai, Crosstalk noise estimation for noise management, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Tianpei Zhang , Sachin S. Sapatnekar, Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.6, p.624-636, June 2007