Trading quality for compile time

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Trading quality for compile time: ultra-fast placement for FPGAs

Full text

Pdf (1.21 MB)

Source

International Symposium on Field Programmable Gate Arrays archive
Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays table of contents

Monterey, California, United States

Pages: 157 - 166

Year of Publication: 1999

ISBN:1-58113-088-0

Authors

Yaska Sankar	Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada M5S 3G4
Jonathan Rose	Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada M5S 3G4

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 16, Citation Count: 14

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/296399.296449 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Babb97	J. Babb , M. Frank , V. Lee , E. Waingold , R. Barua , M. Taylor , J. Kim , S. Devabhaktuni , A. Agarwal, The RAW benchmark suite: computation structures for general purpose computing, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.134, April 16-18, 1997
	Betz97	Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
	Betz98	V. Betz, "Architecture and CAD for Speed and Area Optimization of FPGAs," Ph.D. Thesis, University of Toronto, 1998.
	Brow92	Stephen D. Brown , Robert J. Francis , Jonathan Rose , Zvonko G. Vranesic, Field-programmable gate arrays, Kluwer Academic Publishers, Norwell, MA, 1992
	Call98	Timothy J. Callahan , Philip Chong , André DeHon , John Wawrzynek, Fast module mapping and placement for datapaths in FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.123-132, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275132]
	Cong94	J. Cong and Y. Ding, "Flowmap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs," IEEE Trans. on CAD, Jan. 1994, pp. 1-12.
	Dunl85	A. E. Dunlop and B. W. Kemighan, "A Procedure for Placement of Standard-Cell VLSI Circuits" IEEE Trans. on CAD, vol. 4, no. 1, Jan. 1985, pp. 92-98.
	Gehr98	Stephan W. Gehring , Stefan H.-M. Ludwig, Fast integrated tools for circuit design with FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.133-139, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275133]
	Hame98	I. Hamer, "Implementation of DES on Transmogrifier- 2a," Personal Communication, 1998.
	Hana72	M. Hanan and J. M. Kurtzberg, "Placement Techniques," in Design Automation of Digital Systems, Volume 1: Theory and Techniques, M. A. Breuer, Ed., Prentice-Hall, 1972, pp. 213-281.
	Hutt97	Michael Hutton , Jonathan Rose , Derek Corneil, Generation of synthetic sequential benchmark circuits, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.149-155, February 09-11, 1997, Monterey, California, United States [doi>10.1145/258305.258333]
	Kirk83	S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by Simulated Annealing" Science, vol. 220, no. 4598, May 13, 1983, pp. 671-680.
	Klei91	J. M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich, "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization," IEEE Trans. on CAD, vol. 10, no. 3, Mar. 1991, pp. 356-365.
	Lewi97	David M. Lewis , David R. Galloway , Marcus van Ierssel , Jonathan Rose , Paul Chow, The Transmogrifier-2: a 1 million gate rapid prototyping system, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.53-61, February 09-11, 1997, Monterey, California, United States [doi>10.1145/258305.258312]
	Leve98	P. Leventis, "Using edif2blif Version 1.0," University of Toronto, 1998. (Available for download from http:# www. eecg. toronto, edu./~leventi/edif2blif/edif2blif, htmI).
	Roy93	Kalapi Roy , Carl Sechen, A timing driven N-way chip and multi-chip partitioner, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.240-247, November 07-11, 1993, Santa Clara, California, United States
	Rose90	J. Rose, W. Klebsch, and J. Wolff "Temperature Measurement and Equilibrium Dynamics of Simulated Annealing Placements," IEEE Trans. on CAD, vol. 9, no. 3, Mar. 1990, pp. 253-259.
	Sank99	Y. Sankar, "Ultra-Fast Automatic Placement for FPGAs," M.A.Sc. Thesis, University of Toronto, in preparation, 1999.
	Sech85	C. Sechen and A. Sangiovanni-Vincentelli, "The Timber- Wolf Placement and Routing Package," IEEE Journal of Solid-State Circuits, vol. 20, no. 2, Apr. 1985, pp. 510-522.
	Sech88	C. Sechen, VLSI Placement and Global Routing Using Simulated Annealing, Kluwer Academic Publishers, 1988.
	Sent92	E. M. Sentovich et al., "SIS: A System for Sequential Circuit Analysis," Tech. Report No. UCB/ERL M92/41, University of California, Berkeley, 1992.
	Shah91	K. Shahookar , P. Mazumder, VLSI cell placement techniques, ACM Computing Surveys (CSUR), v.23 n.2, p.143-220, June 1991 [doi>10.1145/103724.103725]
	Sun95	W. Sun and C. Sechen, "Efficient and Effective Placement for Very Large Circuits;' IEEE Trans. on CAD, vol. 14, no. 3, Mar. 1995, pp. 349-359.
	Swar98a	Jordan S. Swartz , Vaughn Betz , Jonathan Rose, A fast routability-driven router for FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.140-149, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275134]
	Swar98b	J. S. Swartz, "A High-Speed Timing-Aware Router for FleAs," M.A.Sc. Thesis, University of Toronto, 1998.
	Tess98	Russell G. Tessier , Stephen A. Ward, Fast place and route approaches for fpgas, 1999
	Yang91	S. Yang, "Logic Synthesis and Optimization Benchmarks, Version 3.0," Tech. Report, Microelectronics Centre of North Carolina, 199 I.
	Ye99	A. Ye, "Procedural Texture Mapping on FPGAs," M.A.Sc. Thesis, University of Toronto, in preparation, 1999.

CITED BY 14

	Andy Yan , Rebecca Cheng , Steven J. E. Wilton, On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA
	Chandra Mulpuri , Scott Hauck, Runtime and quality tradeoffs in FPGA placement and routing, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.29-36, February 2001, Monterey, California, United States
	Tony F. Chan , Jason Cong , Tianming Kong , Joseph R. Shinnerl, Multilevel optimization for large-scale circuit placement, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Michael G. Wrighton , André M. DeHon, Hardware-assisted simulated annealing with application for fast FPGA placement, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA
	Pongstorn Maidee , Cristinel Ababei , Kia Bazargan, Fast timing-driven partitioning-based placement for island style FPGAs, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Russell Tessier, Fast placement approaches for FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.2, p.284-305, April 2002
	Jason Cong , Joseph R. Shinnerl , Min Xie , Tim Kong , Xin Yuan, Large-scale circuit placement, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.389-430, April 2005
	Pak K. Chan , Martine D. F. Schlag, Parallel placement for field-programmable gate arrays, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA
	Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002
	Deming Chen , Jason Cong , Peichen Pan, FPGA Design Automation: A Survey, Foundations and Trends® in Electronic Design Automation, v.1 n.3, p.139-169, January 2006
	Timothy F. Oliver , Douglas L. Maskell, Prerouted FPGA cores for rapid system construction in a dynamic reconfigurable system, EURASIP Journal on Embedded Systems, v.2007 n.1, p.7-7, January 2007
	Tony F. Chan , Jason Cong , Tim Kong , Joseph R. Shinnerl , Kenton Sze, An Enhanced Multilevel Algorithm for Circuit Placement, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.299, November 09-13, 2003
	Jason Cong , Tim Kong , Joseph R. Shinnerl , Min Xie , Xin Yuan, Large-Scale Circuit Placement: Gap and Promise, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.883, November 09-13, 2003
	Scott Y. L. Chin , Steven J. E. Wilton, Static and Dynamic Memory Footprint Reduction for FPGA Routing Algorithms, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.1 n.4, p.1-20, January 2009