ACM Home Page
Please provide us with feedback. Feedback
Word-level decision diagrams, WLCDs and division
Full text PdfPdf (681 KB)
Source International Conference on Computer Aided Design archive
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design table of contents
San Jose, California, United States
Pages: 672 - 677  
Year of Publication: 1998
ISBN:1-58113-008-2
Authors
Christoph Scholl  Institute of Computer Science, Albert-Ludwigs-University, D 79110 Freiburg im Breisgau, Germany
Bernd Becker  Institute of Computer Science, Albert-Ludwigs-University, D 79110 Freiburg im Breisgau, Germany
Thomas M. Weis  Institute of Computer Science, Albert-Ludwigs-University, D 79110 Freiburg im Breisgau, Germany
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
IEEE-EDS : Electronic Devices Society
IEEE-CAS : Circuits & Systems
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 3,   Citation Count: 4
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/288548.289114
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
B. Beeker, R. Drechsler, and R. Enders. On the computational power of bit-level and word-level decision diagrams. InASP Design Automation Conf., pages 461--467, 1997.
 
3
 
4
 
5
6
 
7
 
8
9
 
10
11
 
12
U. Kebsehull, E. Schubert, and W. Rosenstiel. Multilevel logic s)nathesis based on functional decision diagrams. In European Conf. on Design Automation, pages 43--47, 1992.
 
13
 
14
S. Malik, A.R. Wang, R.K. Brayton, and A.L. Sangiovanni- Vincentelli. Logic verification using binary decision diagrams in a logic synthesis environment. In Int'l Conf. on CAD, pages 6-9, 1988.
 
15
M. N -akanishi. An exponential lower bound on the size of a binary moment diagram representing division. Master's thesis, Osaka University, 2 1998.
 
16
 
17


Collaborative Colleagues:
Christoph Scholl: colleagues
Bernd Becker: colleagues
Thomas M. Weis: colleagues