ACM Home Page
Please provide us with feedback. Feedback
On-line scheduling of hard real-time tasks on variable voltage processor
Full text PdfPdf (580 KB)
Source International Conference on Computer Aided Design archive
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design table of contents
San Jose, California, United States
Pages: 653 - 656  
Year of Publication: 1998
ISBN:1-58113-008-2
Authors
Inki Hong  Computer Scince Department, University of California, Los Angeles, CA
Miodrag Potkonjak  Electrical Engineering Department, University of California, Los Angeles, CA
Mani B. Srivastava  Electrical Engineering Department, University of California, Los Angeles, CA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
IEEE-EDS : Electronic Devices Society
IEEE-CAS : Circuits & Systems
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 11,   Downloads (12 Months): 133,   Citation Count: 55
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/288548.289105
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
A. P. Chandrakasan, S. Sheng, and R.W. Broderson. Lowpower CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4):473-484, 1992.
 
3
4
 
5
V. Gutnik and A. Chandrakasan. An efficient controller for variable supply-voltage low power processing. In Symposium on VLSI Circuits, pages 158-159, 1996.
6
 
7
8
 
9
10
11
 
12
W. Namgoong, M. Yu, and T. Meng. A high-efficiency variable-voltage CMOS dynamic DC-DC switching regulator. In IEEE international Solid-State Circuits Conference, pages 380--381, 1997.
13
 
14
 
15
K. Suzuki, et al. A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS. In IEEE Custom Integrated Circuits Conference, pages 587-590, 1997.
 
16
T. Tia, J. W.-S. Liu, J. Sun, and R. Ha. A linear-time optimal acceptance test for scheduling of hard real-time tasks. Technical report, Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana-Champaign, IL, 1994.
 
17

CITED BY  55

Collaborative Colleagues:
Inki Hong: colleagues
Miodrag Potkonjak: colleagues
Mani B. Srivastava: colleagues