| SpC: synthesis of pointers in C: application of pointer analysis to the behavioral synthesis from C |
| Full text |
Pdf
(784 KB)
|
| Source
|
International Conference on Computer Aided Design
archive
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
table of contents
San Jose, California, United States
Pages: 340 - 346
Year of Publication: 1998
ISBN:1-58113-008-2
|
|
Authors
|
|
Luc Séméria
|
Computer System Laboratoy, Stanford University, Stanford, CA
|
|
Giovanni De Micheli
|
Computer System Laboratoy, Stanford University, Stanford, CA
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 9, Downloads (12 Months): 20, Citation Count: 19
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Ivo Bolsens, Hugo J. De Man, Bill Lin, Karl Van Rompaey, Steven Vercauteren, Diederik Verkest, "Hardware/Sofware Co- Design of Digital Telecommunication Systems", Proceedings of the IEEE, Vol 85, No. 3, pp.391-418, March 97.
|
| |
2
|
C.T.Bye, M.R. Lightner and D.L. Ravenscroft, "A Functional Modeling and Simulation Environment based on ESIM and C", Proceeding of the 1984 ICCAD, pp.51-53, November 84.
|
| |
3
|
|
| |
4
|
R. Ernst, J. Henkel, Th. Benner, W. Ye, U. Holtmann, D. Herrmann, and M. Trawny, "The COSYMA Environment for Hardware~Software Cosynthesis of Small Embedded Systems" Microprocessors and Microsystems 20(3),pp.159-166, May 1996.
|
| |
5
|
|
| |
6
|
|
| |
7
|
|
 |
8
|
Stan Liao , Steve Tjiang , Rajesh Gupta, An efficient implementation of reactivity for modeling hardware in the scenic design environment, Proceedings of the 34th annual conference on Design automation, p.70-75, June 09-13, 1997, Anaheim, California, United States
[doi> 10.1145/266021.266037]
|
| |
9
|
Elliot Linzer, Ephraim Reig, "New Scaled DCTAlgorithmsfor Fused Multiply/Add Architectures", International Conference on Acoustics, Speech, and Signal Processing, Proceedings ICASSP '91, Vols.l-5, pp.2201-2204, 1991.
|
| |
10
|
|
 |
11
|
|
| |
12
|
Donald Soderman, Yuri Panchul, "Implementing C Designs in Hardware: A Full-Featured ANSI C to RTL Verilog Compiler in Action", http://www.compilogic.com/
|
| |
13
|
|
| |
14
|
|
| |
15
|
Tiziano Villa, Alberto Sangiovanni-Vincentelly, "NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation", IEEE Transactions on Computer- Aided Design, Vol. 9, pp.905-924, September 1990.
|
| |
16
|
|
 |
17
|
|
| |
18
|
R.P.Wilson et al. "Suif: An Infrastructure for Research on Parallelizing and Optimizing Compilers", ACM SIPLAN Notices 28(9), pp.67-70, Sept. 1994.
|
CITED BY 19
|
|
Alex Jones , Debabrata Bagchi , Sartajit Pal , Prith Banerjee , Alok Choudhary, PACT HDL: a compiler targeting ASICS and FPGAS with power and performance optimizations, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
|
|
|
Alex Jones , Debabrata Bagchi , Satrajit Pal , Xiaoyong Tang , Alok Choudhary , Prith Banerjee, PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
|
|
|
|
|
|
Diederik Verkest , Joachim Kunkel , Frank Schirrmeister, System level design using C++, Proceedings of the conference on Design, automation and test in Europe, p.74-83, March 27-30, 2000, Paris, France
|
|
|
JoAnn M. Paul , Simon N. Peffers , Donald E. Thomas, A codesign virtual machine for hierarchical, balanced hardware/software system modeling, Proceedings of the 37th conference on Design automation, p.390-395, June 05-09, 2000, Los Angeles, California, United States
|
|
|
Luc Séméria , Koichi Sato , Giovanni De Micheli, Resolution of dynamic memory allocation and pointers for the behavioral synthesis form C, Proceedings of the conference on Design, automation and test in Europe, p.312-319, March 27-30, 2000, Paris, France
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
F. Balasa , P. G. Kjeldsberg , A. Vandecappelle , M. Palkovic , Q. Hu , H. Zhu , F. Catthoor, Storage Estimation and Design Space Exploration Methodologies for the Memory Management of Signal Processing Applications, Journal of Signal Processing Systems, v.53 n.1-2, p.51-71, November 2008
|
|
|
Franjo Ivani , Zijiang Yang , Malay K. Ganai , Aarti Gupta , Pranav Ashar,
Efficient SAT-based bounded model checking for software verification, Theoretical Computer Science, v.404 n.3, p.256-274, September, 2008
|
|
|
|
|
|
|
|
|
|
|
|
|
|