GPCAD

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

GPCAD: a tool for CMOS op-amp synthesis

Full text

Pdf (848 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design table of contents

San Jose, California, United States

Pages: 296 - 303

Year of Publication: 1998

ISBN:1-58113-008-2

Authors

Maria del Mar Hershenson	Electrical Engineering Department, Stanford University, Stanford CA
Stephen P. Boyd	Electrical Engineering Department, Stanford University, Stanford CA
Thomas H. Lee	Electrical Engineering Department, Stanford University, Stanford CA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
IEEE-EDS : Electronic Devices Society
IEEE-CAS : Circuits & Systems

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 14, Citation Count: 18

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/288548.288628 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	M. Hershenson, S.Boyd, and T. Lee. Optimal design of a CMOS op-amp via geometric programming, http'//wwwisl.stanford.edu/people/boyd (submitted to IEEE Transactions on Computer-Aided Design).
	2	M. Hershenson, S. Boyd, and T. H. Lee. MOS models for geometric programming. Technical report, Stanford University, 1998. http://www-isl.stanford.edu/people/boyd.
	3	P. E. Gill et al. User's guide for NPSOL (Version 4.0): A FORTRAN package for nonlinear programming. Technical Report SOL 86-2, Operations Research Dept., Stanford University, Stanford, California 94305, January 1986.
	4	P. C. Maulik et al." Rapid redesign of analog standard cells using constrained optimization techniques. In IEEE Custom Integrated Circuit Conference, pages 8.1.1-8.1.3, 1992.
	5	H. Chang et al. A top-down constraint-driven design methodology for analog integrated circuits. In IEEE Custom Integrated Circuit Conference, pages 8.4.1-8.4.6, 1992.
	6	H. Y. Koh, C. H. S6quin, and P. R. Gray. OPASYN: A compiler for CMOS operational amplifiers. IEEE Transactions on Computer-Aided Design, 9:113-125, February 1990.
	7	H. Onodera, H. Kanbara, and K. Tamam. Operational amplifier compilation with performance optimization. IEEE Journal of Solid-State Circuits, 25:466-473, April 1990.
	8	J. P. Harvey, M. I. Elmasry, and B. Leung. STAIC: An interactive framework for synthesizing CMOS and BiCMOS analog circuits. IEEE Transactions on Computer-Aided Design, 11:1402-1417, November 1992.
	9	W. Nye et al." DELIGTH.SPICE: An optimization-based system for the design of integrated circuits. IEEE Transactions on Computer-Aided Design, 7:501-518, April 1988.
	10	Wim Kruiskamp , Domine Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.433-438, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217566]
	11	M. G. R. Degrauwe et al. Towards an analog system design environment. IEEE Journal of Solid-State Circuits, 24:1587- 1597, December 1989.
	12	R. Harjani, R. A. Rutenbar, and L. R. Carley. OASYS: A framework for analog circuit synthesis. IEEE Transactions on Computer-Aided Design, 8:1247-1265, December 1989.
	13	P. C. Maulik, L. R. Carley, and R. A. Rutenbar. Integer programming based topology selection of cell-level analog circuits. IEEE Transactions on Computer-Aided Design, 14:401--412, April 1995.
	14	E. S. Ochotta, R. A. Rutenbar, and L. R. Carley. Synthesis of high-performance analog circuits in ASTRX/OBLX. IEEE Transactions on Computer-Aided Design, 15:273-293, March 1996.
	15	G. G. E. Gielen, H .C.C. Walscharts, and W. M. C. Sansen. Analog circuit design optimization based on symbolic simulation and simulated annealing. IEEE Journal of Solid-State Circuits, 25:707-713, June 1990.
	16	Y. Nesterov and A. Nemirovsky. Interior-point polynomial methods in convex programming, volume 13 of Studies in Applied Mathematics. SIAM, Philadelphia, PA, 1994.
	17	Stephen J. Wright, Primal-dual interior-point methods, Society for Industrial and Applied Mathematics, Philadelphia, PA, 1997
	18	R. J. Duffin, E. L. Peterson, and C. Zener. Geometric Programming- Theory and Applications. Wiley, 1967.
	19	J. P. Fishbum and A. E. Dunlop. TILOS: A polynomial programming approach to transistor sizing. In IEEE International Conference on Computer-Aided Design, pages 326- 328, 1985.
	20	S. Boyd and L. Vandenberghe. Introduction to convex optimization with engineering applications. Course Notes, 1997. http:llwww-leland.stanford.edulclasslee3641.
	21	K. O. Kortanek , Xiaojie Xu , Yinyu Ye, An infeasible interior-point algorithm for solving primal and dual geometric programs, Mathematical Programming: Series A and B, v.76 n.1, p.155-181, Jan. 2, 1997 [doi>10.1007/BF02614382]
	22	F. V. Fem~dez, A. Rodn'guez-V~quez, J. L. Huertas, and G. G. R. Gielen. Symbolic Analysis Techniques. IEEE Press, 1998.

CITED BY 18

	Rodney Phelps , Michael J. Krasnicki , Rob A. Rutenbar , L. Richard Carley , James R. Hellums, A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC, Proceedings of the 37th conference on Design automation, p.1-6, June 05-09, 2000, Los Angeles, California, United States
	R. Schwencker , F. Schenkel , H. Graeb , K. Antreich, The generalized boundary curve — a common method for automatic nominal design centering of analog circuits, Proceedings of the conference on Design, automation and test in Europe, p.42-47, March 27-30, 2000, Paris, France
	Hongzhou Liu , Amit Singhee , Rob A. Rutenbar , L. Richard Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Maria del Mar Hershenson , Sunderarajan S. Mohan , Stephen P. Boyd , Thomas H. Lee, Optimization of inductor circuits via geometric programming, Proceedings of the 36th ACM/IEEE conference on Design automation, p.994-998, June 21-25, 1999, New Orleans, Louisiana, United States
	Georges G. E. Gielen , Rob A. Rutenbar, Synthesis of analog and mixed-signal integrated electronic circuits, Formal engineering design synthesis, Cambridge University Press, New York, NY, 2001
	Michael J. Krasnicki , Rodney Phelps , James R. Hellums , Mark McClung , Rob A. Rutenbar , L. Richard Carley, ASF: a practical simulation-based methodology for the synthesis of custom analog circuits, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	H. Graeb , S. Zizala , J. Eckmueller , K. Antreich, The sizing rules method for analog integrated circuit design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Maria del Mar Hershenson, Design of pipeline analog-to-digital converters via geometric programming, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.317-324, November 10-14, 2002, San Jose, California
	Maria del Mar Hershenson , Ali Hajimiri , Sunderarajan S. Mohan , Stephen P. Boyd , Thomas H. Lee, Design and optimization of LC oscillators, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.65-69, November 07-11, 1999, San Jose, California, United States
	Anuradha Agarwal , Glenn Wolfe , Ranga Vemuri, Accuracy driven performance macromodeling of feasible regions during synthesis of analog circuits, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Georges Gielen , Trent McConaghy , Tom Eeckelaert, Performance space modeling for hierarchical synthesis of analog integrated circuits, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Stephen P. Boyd , Seung Jean Kim, Geometric programming for circuit optimization, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Varun Aggarwal , Una-May O'Reilly, Simulation-based reusable posynomial models for MOS transistor parameters, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Stephen P. Boyd , Seung-Jean Kim , Dinesh D. Patil , Mark A. Horowitz, Digital Circuit Optimization via Geometric Programming, Operations Research, v.53 n.6, p.899-932, November-December 2005
	G. Stehr , H. Graeb , K. Antreich, Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.847-854, November 07-11, 2004
	A. Agarwal , R. Vemuri, Hierarchical performance macromodels of feasible regions for synthesis of analog and RF circuits, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.430-436, November 06-10, 2005, San Jose, CA
	Yu-Tsun Chien , Dong Chen , Jea-Hong Lou , Gin-Kou Ma , Rob A. Rutenbar , Tamal Mukherjee, Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters, Proceedings of the conference on Design, Automation and Test in Europe, p.279-280, March 07-11, 2005
	Jorge Oliveros , Dwight Cabrera , Elkim Roa , Wilhelmus Van Noije, An improved and automated design tool for the optimization of CMOS OTAs using geometric programming, Proceedings of the 21st annual symposium on Integrated circuits and system design, September 01-04, 2008, Gramado, Brazil