Energy-efficiency in presence of deep submicron noise

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	The 1997 National Semiconductor Technology Roadmap, URL: http://}~wv.sematech.org.
	2	Howard H. Chen , David D. Ling, Power supply noise analysis methodology for deep-submicron VLSI chip design, Proceedings of the 34th annual conference on Design automation, p.638-643, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266307]
	3	Kenneth L. Shepard , Vinod Narayanan, Noise in deep submicron digital design, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.524-531, November 10-14, 1996, San Jose, California, United States
	4	K. L. Shepard , V. Narayanan , P. C. Elmendorf , Gutuan Zheng, Global harmony: coupled noise analysis for full-chip RC interconnect networks, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.139-146, November 09-13, 1997, San Jose, California, United States
	5	Anirudh Devgan, Efficient coupled noise estimation for on-chip interconnects, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.147-151, November 09-13, 1997, San Jose, California, United States
	6	A. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits" Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, April 1995.
	7	Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995 [doi>10.1109/92.386219]
	8	N.R. Shanbhag and M. Goel, "Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN", IEEE Trans. on Signal Processing, vol. 45, no. 5, pp. 1276- 1290, May 1997.
	9	B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS scaling for high-performance and low-power - The next ten years" Proceedings of the IEEE, vol. 83, no. 4, pp. 595-606, April 1995.
	10	D. Marculescu, R. Marculescu, and M. Pedram, "Information theoretic measures for power analysis", IEEE Trans. on CAD, vol. 15, no. 6, pp. 599-610, June 1996.
	11	R. Mehra and J. Rabaey, "High level estimation and exploration" Proc. 1994 International Symposium on Low Power Design.
	12	Farid N. Najm, A survey of power estimation techniques in VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.446-455, Dec. 1994 [doi>10.1109/92.335013]
	13	Amelia Shen , Abhijit Ghosh , Srinivas Devadas , Kurt Keutzer, On average power dissipation and random pattern testability of CMOS combinational logic networks, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.402-407, November 1992, Santa Clara, California, United States
	14	Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Efficient estimation of dynamic power consumption under a real delay model, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.224-228, November 07-11, 1993, Santa Clara, California, United States
	15	C. H. Bennett, "Logical reversibility of computation" IBM Journal of Research and Development, pp. 525-532, Nov. 1973.
	16	J. D. Meindl, "Low power microelectronics: Retrospect and prospect" Proceedings of lEEE, vol. 83, no. 4, pp. 619-635, April 1995
	17	E. A. Vittoz, "Low-power design: Ways to approach the limits;' ISSCC '94, pp. 14-18, San Fransisco, CA.
	18	N. R. Shanbhag, "A mathematical basis for power-reduction in digital VLSI systems", IEEE Trans. on Circuits and Systems, Part II, vol. 44, no. 11, pp. 935-951, Nov. 1997.
	19	C.E. Shannon, "A mathematical theory of communications" Bell System Technical Journal, vol. 27, Part I, pp. 379-423, Part II, pp. 623-656, 1948.
	20	R. X. Gu and M. I. Elmasry, " Power dissipation analysis and optimization of deep submicron CMOS digital circuits." IEEE Journal on Solid State Circuits, vol. 3 I, No. 5, May 1996.
	21	Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
	22	S. Kang and Y. Leblebici, CMOS Digital Integrated Circuits. McGraw-Hill, 1996.
	23	R.E. Blahut, Digital Transmission oflnformation. Addison- Wesley Publishing Company, Massachusetts, 1990.
	24	Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, Achievable bounds on signal transition activity, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.126-129, November 09-13, 1997, San Jose, California, United States
	25	D. Liu and C. Svensson, "Trading speed for low power by choice of supply and threshold voltages" IEEE Journal of Solid State Circuits, Vol. 28, No. 1, Jan. 1993.
	26	Daniel P. Siewiorek , Robert S. Swarz, Reliable computer systems (2nd ed.): design and evaluation, Digital Press, Newton, MA, 1992
	27	B. Lau, et. al., "A 2.6 GB/s multi-purpose chip-to-chip interface" ISSCC98, pp. 162-163.
	28	H. Tamura, et. al., "PRD-based global-mean-time signaling for high-speed chip-to-chip communications" 1SSCC98, pp. 164-165.
	29	S. Sidiropoulos and M. Horowitz, "A 700-Mb/s/pin CMOS signaling interface using current integrating receivers" IEEE Journal of Solid-State Circuits, vol. 32, no. 5, pp. 681-690, May 1997.
	30	S. Lin and D. J. Costello, Error control Coding: Fundamentals and Applications. Prentice Hall, Inc., 1983.