Determination of worst-case aggressor alignment for delay calculation

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Determination of worst-case aggressor alignment for delay calculation

Full text

Pdf (883 KB)

Source

International Conference on Computer Aided Design archive
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design table of contents

San Jose, California, United States

Pages: 212 - 219

Year of Publication: 1998

ISBN:1-58113-008-2

Authors

Paul D. Gross	Department of Electrical and Computer Engineetig, Carnegie Mellon University, Pittsburgh, PA
Ravishankar Arunachalam	Department of Electrical and Computer Engineetig, Carnegie Mellon University, Pittsburgh, PA
Karthik Rajagopal	Department of Electrical and Computer Engineetig, Carnegie Mellon University, Pittsburgh, PA
Lawrence T. Pileggi	Department of Electrical and Computer Engineetig, Carnegie Mellon University, Pittsburgh, PA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
IEEE-EDS : Electronic Devices Society
IEEE-CAS : Circuits & Systems

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 32, Citation Count: 42

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/288548.288616 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Semiconductor Industry Association (SIA), "The National Technology Roadmap for Semiconductors," 1994.
	2	Florentin Dartu , Lawrence T. Pileggi, Calculating worst-case gate delays due to dominant capacitance coupling, Proceedings of the 34th annual conference on Design automation, p.46-51, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266033]
	3	G. Yee, R. Chandra, V. Ganesan and C. Sechen, "Wire Delay in the Presence of Crosstalk," Proceedings of TAU 97, the IEEE meeting on Timing Issues in Digital Systems, December 1997.
	4	Lawrence Pileggi, Coping with RC(L) interconnect design headaches, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.246-253, November 05-09, 1995, San Jose, California, United States
	5	L.T. Pillage and R.A. Rohrer, "Asymptotic Wavefonn Evaluation for Tuning Analysis," IEEE Trans. Computer-Aided Design, April 1990.
	6	Altan Odabasioglu , Mustafa Celik , Lawrence T. Pileggi, PRIMA: passive reduced-order interconnect macromodeling algorithm, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.58-65, November 09-13, 1997, San Jose, California, United States
	7	Peter Feldmann and Roland W. Frcund, "Efficient Linear Circuit Analysis by Pade Approximation via the Lanczos Process," IEEE Trans. Computer-Aided Design, May 1995.
	8	Kevin J. Kerns , Ivan L. Wemple , Andrew T. Yang, Stable and efficient reduction of substrate model networks using congruence transforms, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.207-214, November 05-09, 1995, San Jose, California, United States
	9	L. Miguel Silveira , Mattan Kamon , Jacob White, Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.376-380, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217558]
	10	Ying Liu , Lawrence T. Pileggi , Andrzej J. Strojwas, ftd: an exact frequency to time domain conversion for reduced order RLC interconnect models, Proceedings of the 35th annual conference on Design automation, p.469-472, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277174]
	11	E.Lelarasmee, A.E.Ruetfli and A.L. Sangiovanni-Vincentelli, "The Waveform Relaxation Method for Time-domain Analysis of Large Scale Integrated Circuits and Systems," IEEE Trans. Computer- Aided Design, July 1982.
	12	LL Arunachalam, F. Dartu and L.T. Pileggi, "CMOS Gate Delay Models for General RLC Loading," Proceedings of the International Conference of Computer-Aided Design, November 1997.
	13	M.E. Van Valkenburg, "introduction to Modern Network Synthesis," John Wiley & Sons, Inc., 1960.
	14	Florentin Dartu, "Gate- and Transistor-Level Waveform Calculation for Timing Analysis," Ph.D. Dissertation, Carnegie Mellon University, August 1997.
	15	Florentin Dartu , Lawrence T. Pileggi, TETA: transistor-level engine for timing analysis, Proceedings of the 35th annual conference on Design automation, p.595-598, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277200]
	16	G.D. Gristede, A.E. Ruehli and C.A. Zukowski, "Convergence Properties of Waveform Relaxation Circuit Simulation Methods," Technical Report, IBM T.L Watson Research Center, 1996.
	17	U. Miekkala, O. Nevanlinna and A.E. Ruehli, "Convergence and Circuit Partitioning Aspects for Waveform Relaxation," Technical Report, IBM T.J. Watson Research Center, 1990.
	18	Ravishankar Arunachalam, "CMOS Gate-Delay Models for Coupled RC(L) Interconnect Loads," M.S. Thesis, Carnegie Mellon University, May 1998.

CITED BY 42

	Ki-Wook Kim , Seong-Ook Jung , Prashant Saxena , C. L. Liu , Sung-Mo Kang, Coupling delay optimization by temporal decorrelation using dual threshold voltage technique, Proceedings of the 38th conference on Design automation, p.732-737, June 2001, Las Vegas, Nevada, United States
	Hai Zhou , Narendra Shenoy , William Nicholls, Timing analysis with crosstalk as fixpoints on complete lattice, Proceedings of the 38th conference on Design automation, p.714-719, June 2001, Las Vegas, Nevada, United States
	D. Deschacht , G. Servel, On-chip interconnections: impact of adjacent lines on timing, Proceedings of the 2001 conference on Asia South Pacific design automation, p.539-544, January 2001, Yokohama, Japan
	Seung Hoon Choi , Kaushik Roy , Florentin Dartu, Timed pattern generation for noise-on-delay calculation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Ravishankar Arunachalam , Karthik Rajagopal , Lawrence T. Pileggi, TACO: timing analysis with coupling, Proceedings of the 37th conference on Design automation, p.266-269, June 05-09, 2000, Los Angeles, California, United States
	Supamas Sirichotiyakul , David Blaauw , Chanhee Oh , Rafi Levy , Vladimir Zolotov , Jingyan Zuo, Driver modeling and alignment for worst-case delay noise, Proceedings of the 38th conference on Design automation, p.720-725, June 2001, Las Vegas, Nevada, United States
	Bhavana Thudi , David Blaauw, Efficient switching window computation for cross-talk noise, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA
	Lauren Hui Chen , Malgorzata Marek-Sadowska, Aggressor alignment for worst-case coupling noise, Proceedings of the 2000 international symposium on Physical design, p.48-54, May 2000, San Diego, California, United States
	Bernard N. Sheehan, Predicting coupled noise in RC circuits, Proceedings of the conference on Design, automation and test in Europe, p.517-521, March 27-30, 2000, Paris, France
	Bernard N. Sheehan, Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments, Proceedings of the 37th conference on Design automation, p.532-535, June 05-09, 2000, Los Angeles, California, United States
	Mattan Kamon , Steve McCormick , Ken Sheperd, Interconnect parasitic extraction in the digital IC design methodology, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.223-231, November 07-11, 1999, San Jose, California, United States
	Pinhong Chen , Desmond A. Kirkpatrick , Kurt Keutzer, Switching window computation for static timing analysis in presence of crosstalk noise, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Sarvesh Bhardwaj , Sarma B. K. Vrudhula , David Blaauw, Estimation of signal arrival times in the presence of delay noise, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.418-422, November 10-14, 2002, San Jose, California
	Jun Chen , Lei He, Determination of worst-case crosstalk noise for non-switching victims in GHz+ buses, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA
	Masanori Hashimoto , Yuji Yamada , Hidetoshi Onodera, Capturing crosstalk-induced waveform for accurate static timing analysis, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
	Ki-Wook Kim , Seong-Ook Jung , Unni Narayanan , C. L. Liu , Sung-Mo Kang, Noise-aware interconnect power optimization in domino logic synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.79-89, February 2003
	Bhavana Thudi , David Blaauw, Non-iterative switching window computation for delay-noise, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Ki-Wook Kim , Seong-Ook Jung , Taewhan Kim , Sung-Mo Kang, Minimum delay optimization for domino logic circuits---a coupling-aware approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.203-213, April 2003
	Ki-Wook Kim , Seong-Ook Jung , Taewhan Kim , Prashant Saxena , C. L. Liu , Sung-Mo Kang, Coupling delay optimization by temporal decorrelation using dual threshold voltage technique, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.879-887, October 2003
	David Blaauw , Supamas Sirichotiyakul , Chanhee Oh, Driver modeling and alignment for worst-case delay noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.2, p.157-166, April 2003
	Lauren Hui Chen , Malgorzata Marek-Sadowska , Forrest Brewer, Buffer delay change in the presence of power and ground noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.461-473, June 2003
	Dinesh Pamunuwa , Li-Rong Zheng , Hannu Tenhunen, Maximizing throughput over parallel wire structures in the deep submicrometer regime, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.2, p.224-243, April 2003
	Lauren Hui Chen , Malgorzata Marek-Sadowska, Incremental delay change due to crosstalk noise, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Pinhong Chen , Yuji Kukimoto , Chin-Chi Teng , Kurt Keutzer, On convergence of switching windows computation in presence of crosstalk noise, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Andrew B. Kahng , Bao Liu , Xu Xu, Statistical crosstalk aggressor alignment aware interconnect delay calculation, Proceedings of the international workshop on System-level interconnect prediction, March 04-05, 2006, Munich, Germany
	Murat Becer , Ravi Vaidyanathan , Chanhee Oh , Rajendran Panda, Signal integrity management in an SoC physical design flow, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
	Jun Chen , Lei He, Determination of worst-case crosstalk noise for non-switching victims in GHz+ interconnects, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Lauren Hui Chen , Malgorzata Marek-Sadowska, Closed-Form Crosstalk Noise Delay Metrics, Analog Integrated Circuits and Signal Processing, v.35 n.2-3, p.143-156, May-June 2003
	Sachin Shrivastava , Rajendra Pratap , Harindranath Parameswaran , Manuj Verma, Crosstalk analysis using reconvergence correlation, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Jose L Rossello , Jaume Segura, A compact model to identify delay faults due to crosstalk, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	J. M. Wang , P. Chen , K. K. Muchherla , S. Yanamanamanda , O. Hafiz, A non-iterative continuous model for switching window computation with crosstalk noise, Microelectronic Engineering, v.84 n.2, p.288-299, February, 2007
	Ravikishore Gandikota , Kaviraj Chopra , David Blaauw , Dennis Sylvester , Murat Becer, Top-k aggressors sets in delay noise analysis, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Tudor Murgan , Massoud Momeni , Alberto García Ortiz , Manfred Glesner, A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	I. Keller , Ken Tseng , N. Verghese, A robust cell-level crosstalk delay change analysis, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.147-154, November 07-11, 2004
	Ruiming Chen , Hai Zhou, Timing macro-modeling of IP blocks with crosstalk, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.155-159, November 07-11, 2004
	Kishore Kumar Muchherla , Pinhong Chen , Dongsheng Ma , Janet Meiling Wang, A noniterative equivalent waveform model for timing analysis in presence of crosstalk, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.2, p.1-21, April 2008
	Chuan Lin , Hai Zhou, Trade-off between latch and flop for min-period sequential circuit designs with crosstalk, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.329-334, November 06-10, 2005, San Jose, CA
	M. Becer , V. Zolotov , R. Panda , A. Grinshpon , I. Algol , R. Levy , C. Oh, Pessimism reduction in crosstalk noise aware STA, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.954-961, November 06-10, 2005, San Jose, CA
	D. Sinha , Hai Zhou, A unified framework for statistical timing analysis with coupling and multiple input switching, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.837-843, November 06-10, 2005, San Jose, CA
	J. L. Rosselló , J. Segura, A Compact Propagation Delay Model for Deep-Submicron CMOS Gates including Crosstalk, Proceedings of the conference on Design, automation and test in Europe, p.20954, February 16-20, 2004
	Ravikishore Gandikota , David Blaauw , Dennis Sylvester, Modeling crosstalk in statistical static timing analysis, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Ravikishore Gandikota , Kaviraj Chopra , David Blaauw , Dennis Sylvester , Murat Becer , Joao Geada, Victim alignment in crosstalk aware timing analysis, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California