Multiscalar processors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Multiscalar processors

Full text

Pdf (1.57 MB)

Source

International Symposium on Computer Architecture archive
25 years of the international symposia on Computer architecture (selected papers) table of contents

Barcelona, Spain

Pages: 521 - 532

Year of Publication: 1998

ISBN:1-58113-058-9

Authors

Gurindar S. Sohi	Computer Sciences Department, University of Wisconsin-Madison, Madison, WI
Scott E. Breach	Computer Sciences Department, University of Wisconsin-Madison, Madison, WI
T. N. Vijaykumar	Computer Sciences Department, University of Wisconsin-Madison, Madison, WI

Sponsors

IEEE-CS\TCCA : TC on Computer Arhitecture
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 14, Downloads (12 Months): 54, Citation Count: 4

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/285930.286010 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Scott E. Breach , T. N. Vijaykumar , Gurindar S. Sohi, The anatomy of the register file in a multiscalar processor, Proceedings of the 27th annual international symposium on Microarchitecture, p.181-190, November 30-December 02, 1994, San Jose, California, United States [doi>10.1145/192724.192750]
	2	Ding-Kai Chen , Hong-Men Su , Pen-Chung Yew, The impact of synchronization and granularity on parallel systems, Proceedings of the 17th annual international symposium on Computer Architecture, p.239-248, May 28-31, 1990, Seattle, Washington, United States
	3	Manoj Franklin , Gurindar S. Sohi, ARB: A Hardware Mechanism for Dynamic Reordering of Memory References, IEEE Transactions on Computers, v.45 n.5, p.552-571, May 1996 [doi>10.1109/12.509907]
	4	Manoj Franklin , Gurindar S. Sohi, The expandable split window paradigm for exploiting fine-grain parallelsim, Proceedings of the 19th annual international symposium on Computer architecture, p.58-67, May 19-21, 1992, Queensland, Australia
	5	Manoj Franklin, The multiscalar architecture, University of Wisconsin at Madison, Madison, WI, 1993
	6	Richard E. Hank , Scott A. Mahlke , Roger A. Bringmann , John C. Gyllenhaal , Wen-mei W. Hwu, Superblock formation using static program analysis, Proceedings of the 26th annual international symposium on Microarchitecture, p.247-255, December 01-03, 1993, Austin, Texas, United States
	7	P. Y T Hsu , E. S. Davidson, Highly concurrent scalar processing, Proceedings of the 13th annual international symposium on Computer architecture, p.386-395, June 02-05, 1986, Tokyo, Japan
	8	Robert M. Keller, Look-Ahead Processors, ACM Computing Surveys (CSUR), v.7 n.4, p.177-195, Dec. 1975 [doi>10.1145/356654.356657]
	9	Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, United States
	10	D. N. Pnevmatikatos , G. S. Sohi, Guarded execution and branch prediction in dynamic ILP processors, Proceedings of the 21ST annual international symposium on Computer architecture, p.120-129, April 18-21, 1994, Chicago, Illinois, United States
	11	G.S. Tjaden and M. J. Flynn. "Deteclion and Parallel Execution of Independem Instructions,'" IEEE Transactions on Computers, vol. C-19, pp, 889-895. October 1970.
	12	Tse-Yu Yeh , Yale N. Patt, A comparison of dynamic branch predictors that use two levels of branch history, Proceedings of the 20th annual international symposium on Computer architecture, p.257-266, May 16-19, 1993, San Diego, California, United States

CITED BY 4

	Peng-Sheng Chen , Ming-Yu Hung , Yuan-Shin Hwang , Roy Dz-Ching Ju , Jenq Kuen Lee, Compiler support for speculative multithreading architecture with probabilistic points-to analysis, ACM SIGPLAN Notices, v.38 n.10, October 2003
	Braxton Thomason , Craig Chase, Partially ordered epochs for thread-level speculation, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy
	Efe Yardimci , Michael Franz, Dynamic parallelization and mapping of binary executables on hierarchical platforms, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
	Efe Yardimci , Michael Franz, Mostly static program partitioning of binary executables, ACM Transactions on Programming Languages and Systems (TOPLAS), v.31 n.5, p.1-46, June 2009