| Active messages: a mechanism for integrating communication and computation |
| Full text |
Pdf
(1.47 MB)
|
| Source
|
International Symposium on Computer Architecture
archive
25 years of the international symposia on Computer architecture (selected papers)
table of contents
Barcelona, Spain
Pages: 430 - 440
Year of Publication: 1998
ISBN:1-58113-058-9
|
|
Authors
|
|
Thorsten von Eicken
|
Computer Science Division - EECS, University of California, Berkeley, CA
|
|
David E. Culler
|
Computer Science Division - EECS, University of California, Berkeley, CA
|
|
Seth Copen Goldstein
|
Computer Science Division - EECS, University of California, Berkeley, CA
|
|
Klaus Erik Schauser
|
Computer Science Division - EECS, University of California, Berkeley, CA
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 18, Downloads (12 Months): 38, Citation Count: 2
|
|
|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
 |
2
|
|
 |
3
|
David E. Culler , Anurag Sah , Klaus E. Schauser , Thorsten von Eicken , John Wawrzynek, Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.164-175, April 08-11, 1991, Santa Clara, California, United States
|
 |
4
|
|
 |
5
|
W. J. Dally , L. Chao , A. Chien , S. Hassoun , W. Horwat , J. Kaplan , P. Song , B. Totty , S. Wills, Architecture of a message-driven processor, Proceedings of the 14th annual international symposium on Computer architecture, p.189-196, June 02-05, 1987, Pittsburgh, Pennsylvania, United States
[doi> 10.1145/30350.30372]
|
| |
6
|
W. Dally and et el. The J-Machine: A Fine-Grain Concurrent Computer. In IFIP Congress, 1989.
|
| |
7
|
|
| |
8
|
T. H. Dunigan. Performance of a Second Generation Hypercube. Technical Report ORNL/TM-10881, Oak Ridge Nat'l Lab, November 1988.
|
| |
9
|
G. Fox. Progranuning Concurrem Processors. Addison Wesley, 1989.
|
 |
10
|
|
 |
11
|
W. Horwat , A. A. Chien , W. J. Dally, Experience with CST: programming and implementation, Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation, p.101-109, June 19-23, 1989, Portland, Oregon, United States
|
| |
12
|
lntel. Personal communication. 1991.
|
 |
13
|
|
| |
14
|
R.S. Nikhil. The Parallel Programming Language Id and its Compilation for Parallel Machines, In Proc. Workshop on Massive Parallelism, Amalfi, Italy, October 1989. Academic Press, 1991. Also: CSG Memo 313, MIT Laboratory for Computer Science, 545 Technology Square, Cambridge, MA 02139, USA.
|
| |
15
|
R. S. Nikhil, G. M. Papadopoulos, and Arvind. *T: A Killer Micro for A Brave New World. Technical Report CSG Memo 325, MIT Lab for Comp. Sci., 545 Tech, Square, Cambridge, MA, January 1991.
|
| |
16
|
G. M. Papadopoulos. implementation of a General Purpose Datafiow Multiprocessor. Technical Report TR432, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, September 1988. (PhD Thesis, Dept. of EECS, MIT).
|
 |
17
|
|
| |
18
|
A. Thekkath and H. M. Levy, Limits to Low-Latency RPC. Technical Report TR 91-06-01, Dept. of Computer Science and Engineering, University of Washington, Seattle WA 98195, 1991.
|
CITED BY 2
|
|
|
|
|
Henry Wong , Anne Bracy , Ethan Schuchman , Tor M. Aamodt , Jamison D. Collins , Perry H. Wang , Gautham Chinya , Ankur Khandelwal Groen , Hong Jiang , Hong Wang, Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada
|
|