Memory access buffering in multiprocessors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Memory access buffering in multiprocessors

Full text

Pdf (1.10 MB)

Source

International Symposium on Computer Architecture archive
25 years of the international symposia on Computer architecture (selected papers) table of contents

Barcelona, Spain

Pages: 320 - 328

Year of Publication: 1998

ISBN:1-58113-058-9

Authors

Michel Dubois	Computer Research Institute, University of Southern California, Los Angeles, California
Christoph Scheurich	Computer Research Institute, University of Southern California, Los Angeles, California
Faye Briggs	Dept. of Electrical and Computer Eng., Rice University, Houston, Texas

Sponsors

IEEE-CS\TCCA : TC on Computer Arhitecture
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 17, Downloads (12 Months): 137, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/285930.285991 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	AND83	Gregory R. Andrews , Fred B. Schneider, Concepts and Notations for Concurrent Programming, ACM Computing Surveys (CSUR), v.15 n.1, p.3-43, March 1983 [doi>10.1145/356901.356903]
	ARC85	Special session aa commercial cache-based multiprocessors, in the Proceedings of the Igth International Symposium on Computer Architecture, June 1985.
	BRI79	F.A. Briggs, "Effects of Buffered Memory Requests in Muhiprocessor Systems," Proceedings of t t~e Conference on Simulation, Afeaaurementa, and Modelin9 of Computer Sy:lem~, 1970.
	BRI83	F.A. Briggs and M. Dubois, "Effectiveness of Private Caches in Muttiprocessors with Parallel-Pipelined Memories," IEEE Transactions on Computers, January 1083.
	CEN78	L. M. Censier and P. Feautrier,"A New Solution to Coherence Problems in Multicache Systems," IEEE Transactions on Computers, Vol. C-27, No.12, December 1078.
	CHI84	C-Y Chin and K. Hwang,"Paeket,.switching Networks for Multiprocessor and Data, flow Computers," Proceedings of the ilth International Symposium on Computer Architecture, June 1984.
	COL84	W. W. Collier, "Architectures for Systems of Parallel Processes," IliA{ Technical Report TR00.3253, January 27. 1984.
	COL85	W. W. Collier, "Reasoning about Parallel Architectunes," submitted to JACM, 198S.
	DUB82	M. Dubois and F.A. Briggs, "Effects of Cache Coherency in Multiprocessors," IEEE Transaction: on Computers, Vol. C-31, No. I1, November 1082.
	GEH82	E.F. Gehringer, etal., "The Cm* Testbed," IEEE Computer, October 1982.
	HWA84a	Kai Hwang , Faye A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill, Inc., New York, NY, 1990
	HWA84b	Kai Hwang, Supercomputers - Design and Applications, IEEE Computer Society Press, Los Alamitos, CA, 1984
	KOG81	Peter M. Kogge, The Architecture of Symbolic Computers, McGraw-Hill, Inc., New York, NY, 1990
	KRO81	David Kroft, Lockup-free instruction fetch/prefetch cache organization, Proceedings of the 8th annual symposium on Computer Architecture, p.81-87, May 12-14, 1981, Minneapolis, Minnesota, United States
	KUN76	H.T. Kung, "Synchronized and Asynchronous Parallel Algorithms for multiproeessors," in AOorithms and Complezity: New Directions and Recent Results, J.F. Traub Ed., New York: Academic Press, 1970.
	LAM78	Leslie Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, v.21 n.7, p.558-565, July 1978 [doi>10.1145/359545.359563]
	LAM79	L. Lamport, "How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs," IEEE Transactions on Computers, Vol. C-28, No. 9, September 1079.
	PHI83	Lars Philipson , Bo Nilsson , Bjorn Breidegard, A communication structure for a multiprocessor computer with distributed global memory, Proceedings of the 10th annual international symposium on Computer architecture, p.334-340, June 13-17, 1983, Stockholm, Sweden
	SMI82	A.J. Smith, "Cache Memories," Computing Surveys, Vol. 14, No. 3, September 1082.