Very long instruction work architectures and the ELI-512

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Very long instruction work architectures and the ELI-512

Full text

Pdf (1.00 MB)

Source

International Symposium on Computer Architecture archive
25 years of the international symposia on Computer architecture (selected papers) table of contents

Barcelona, Spain

Pages: 263 - 273

Year of Publication: 1998

ISBN:1-58113-058-9

Author

Joseph A. Fisher

Yale University, New Haven, Connecticut

Sponsors

IEEE-CS\TCCA : TC on Computer Arhitecture
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 27, Downloads (12 Months): 46, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/285930.285985 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Aho 77	Alfred V. Aho , Jeffrey D. Ullman, Principles of Compiler Design (Addison-Wesley series in computer science and information processing), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1977
	Dasgupta 79	Subrata Dasgupta, The Organization of Microprogram Stores, ACM Computing Surveys (CSUR), v.11 n.1, p.39-65, March 1979 [doi>10.1145/356757.356761]
	Fisher 80	Joseph A. Fisher, 2n-way jump microinstruction hardware and an effective instruction binding method, Proceedings of the 13th annual workshop on Microprogramming, p.64-75, November 30-December 03, 1980, Springs, Colorado, United States
	Fisher 81	J.A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers c-30(7):478-490, July 1981.
	Foster 72	C.C. Foster and E. M. Riseman. Percolation of code to enhance parallel dispatching and execution. IEEE Transactions on Computers 21(12):1411-1415, December 1972.
	Gross 82	Thomas R. Gross , John L. Hennessy, Optimizing delayed branches, Proceedings of the 15th annual workshop on Microprogramming, p.114-120, October 05-07, 1982, Palo Alto, California, United States
	Hennessy 82	John Hennessy , Norman Jouppi , Steven Przybylski , Christopher Rowen , Thomas Gross , Forest Baskett , John Gill, MIPS: A microprocessor architecture, Proceedings of the 15th annual workshop on Microprogramming, p.17-22, October 05-07, 1982, Palo Alto, California, United States
	Jacobs 82	Dean Jacobs , Jan Prins , Peter Siegel , Kenneth Wilson, Monte Carlo techniques in code optimization, Proceedings of the 15th annual workshop on Microprogramming, p.143-148, October 05-07, 1982, Palo Alto, California, United States
	Nicolau 81	Alexandru Nicolau , Joseph A. Fisher, Using an oracle to measure potential parallelism in single instruction stream programs, Proceedings of the 14th annual workshop on Microprogramming, p.171-182, December 01-01, 1981, Chatham, Massachusetts, United States
	Padua 80	D.A. Padua, D. J. Kuck, and D. H. Lawrie. High speed multiprocemors and compilation techniques. 1 IEEE Transactions on Computers 29{9):763-776, September 1980.
	Patterson 79	David A. Patterson , Karl Lew , Richard Tuck, Towards an efficient, machine-independent language for microprogramming, Proceedings of the 12th annual workshop on Microprogramming, p.22-35, November 18-21, 1979, Hershey, Pennslyvania, United States
	Patterson 82	D.A. Patterson and C. H. Sequin. A VLSI RISC. Computer 15(9):8-21, SEPT 1982.
	Riseman 72	E.M. Riseman and C. C. Foster. The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers 21(12):1405-1411, December 1972.
	Tjaden 70	G.S. Tjaden and M. J. Flynn. Detection and parallel execution of independent instructions. IEEE Transactions on Computers 19(10):889-895, October 1970.
	Tokoro 78	Mario Tokoro , Takashi Takizuka , Eiji Tamura , Ichiro Yamaura, A technique of global optimization of microprograms, Proceedings of the 11th annual workshop on Microprogramming, p.41-50, November 19-22, 1978, Pacific Grove, California, United States