ACM Home Page
Please provide us with feedback. Feedback
Optimal bounds for decision problems on the CRCW PRAM
Full text PdfPdf (1.13 MB)
Source Annual ACM Symposium on Theory of Computing archive
Proceedings of the nineteenth annual ACM symposium on Theory of computing table of contents
New York, New York, United States
Pages: 83 - 93  
Year of Publication: 1987
ISBN:0-89791-221-7
Authors
P. Beame  Laboratory for Computer Science, Massachusetts Institute of Technology, 545 Technology Square, Cambridge, MA
J. Hastad  Laboratory for Computer Science, Massachusetts Institute of Technology, 545 Technology Square, Cambridge, MA
Sponsor
SIGACT: ACM Special Interest Group on Algorithms and Computation Theory
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 11,   Citation Count: 13
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/28395.28405
What is a DOI?

ABSTRACT

We prove optimal &OHgr;(log n/log log n) lower bounds on the time for CRCW PRAM's with polynomially bounded numbers of processors or memory cells to compute parity and a number of related problems. We also exhibit a strict time hierarchy of explicit Boolean functions of n bits on such machines which holds up to &Ogr;(log n/log log n) time. Furthermore, we show that almost all Boolean functions of n bits require log n - log log n + &OHgr;(1) time when the number of processors is at most polynomial in n. Our bounds do not place restrictions on the uniformity of the algorithms nor on the instruction sets of the machines.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
Aj
Ajtai, M. E}-Formulae on Finite Structures, Annals of Pure and Applied Logic, vol. 24, 1983, pp. 1-48.
 
Be1
Beame, P.W. Lower Bounds for very Pow. er{ul Parallel Machines, manuscript, 1985.
Be2
 
Be3
 
CSV
Chandra, A.K., Stockmeyer, L.J., and Vishkin, U. Constant Depth Reducibility, SIAM J. Computing, vol 13(2), 1984, pp. 423-439.
 
Ch
Chor, B. private communication, 1986.
 
FSS
Furst, M., Saxe, J.B., and Sipser, M. Parity, Circuits, and the Polynomial Time tlierarchy, Mathematical Systems Theory, vol. 17, no. 1, 1984, pp. 13-28.
Ha1
 
Ha2
Hastad, J. Computational Limitations for Small Depth Circuits, Ph.D. Thesis, M.I.T., 1986.
 
Ku
Kucera, L. Parallel Computation and Conflicts in Memory Access, Information Processing Letters, vol. 14, no. 2, 1982, pp. 9:3-96.
LY
 
Ru
Ruzzo, W.L. private colnmunication, 1986.
Si
 
SV
Stocklneyer, L.J., and Vishkin, U. Simulation of Parallel Random Access Machines by Circuits, SiAM J. Computing, vol 13(2), 1984, pp. 404-422.
 
Ya

CITED BY  13