The energy complexity of register files

ABSTRACT

Register files (RF) represent a substantial portion of the energy budget in modern processors, and are growing rapidly with the trend towards wider instruction issue. The actual access energy costs depend greatly on the register file circuitry used. This paper compares various RF circuitry techniques for their energy ef- ficiencies, as a function of architectural parameters such as the number of registers and the number of ports. The Port Priority Selection technique was found to be the most energy efficient. The dependence of register file access energy upon technology scaling is also studied. However, as this paper shows, it appears that none of these will be enough to prevent centralized register files from becoming the dominant power component of next-generation superscalar computers, and alternative methods for inter-instruction communication need to be developed. Split register file architecture is analyzed as a possible alternative.

REFERENCES

• 1: T. Blalock and R. Jaeger, "A High-Speed Clamped Bit-Line Current-Mode Sense Amplifier", IEEE Journal of Solid-State Circuits, Vol.26, No.4, April 1991.
• 2: K. Farkas, N. Jouppi, P. Chow, "Register File Design Considerations in Dynamically Scheduled Processors." Technical Report 95/10, Digital Equipment Corporation Western Research Lab, November 1995.
• 3: C. Hu, "Future CMOS Scaling and Reliability." Proceedings ofthe IEEE, Vol.81, No.5, May 1993.
• 4: K. Itoh, K. Sasaki and Y. Nakagome, "Trends in Low-Power RAM Circuit Technologies." In: Proceedings of the IEEE, Vol. 83, No.4, April 1995.
• 5: M. Izumikawa and M. Yamashina, "A Current Direction Sense Technique for Multiport SRAM's." IEEE Journal of Solid-State Circuits, Vol.31, No.4, April 1996.
• 6: R. Jolly, "A 9-ns, 1.4-Gigabyte/s, 17-Ported CMOS Register File." IEEE Journal of Solid-State Circuits, Vol.26, No.10, October 1991.
• 7: H. Mizuno and T. Nagano, "Driving Source-Line Cell Architecture for Sub-l-V High-Speed Low-Power Applications." IEEE Journal of Solid-State Circuits, Vol.31, No.4, April 1996.
• 8: Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, United States
• 9: U.S. Patent No. 5,657,291, issued Aug. 12, 1997 to A. Podlesny, G. Kristovsky, A. Malshin, "Multiport Register File Memory Cell Configuration for Read Operation."
• 10: M. Tremblay , B. Joy , K. Shin, A three dimensional register file for superscalar processors, Proceedings of the 28th Hawaii International Conference on System Sciences (HICSS'95), p.191, January 04-07, 1995
• 11: V. Zyuban, P. Kogge, "The Energy Complexity of Register Files", Notre Dame CSE Technical Report No.97-20, December 1997.
• 12: V. Zyuban, P. Kogge, "Split Register File Architectures for Inherently Lower Power Microprocessors," In: Power-Driven Microarchitecture Workshop, in conjunction with 1SCA'98, June 1998. available at http://www.cs.colorado.edu/,-., grunwald/LowPowerWorkshop

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

  C. Computer Systems Organization

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Measurement, Performance, Theory