A unified approach in the analysis of latches and flip-flops for low-power systems

ABSTRACT

In this paper we propose a set of rules for consistent estimation of the real performance and power features of the latch and flip-flop structures. A new simulation and optimization approach is presented, targeting both high-performance and power budget issues. The analysis approach reveals the sources of performance and power consumption bottlenecks in different design styles. Certain misleading parameters have been properly modified and weighted to reflect the real properties of the compared structures. Furthermore, the results of the comparison of representative latches and flip-flops illustrate the advantages of our approach and the suitability of different design styles for low-power and high-performance applications.

REFERENCES

• 1: Uming Ko , Anthony Hill , Poras T. Balsara, Design techniques for high performance, energy efficient control logic, Proceedings of the 1996 international symposium on Low power electronics and design, p.97-100, August 12-14, 1996, Monterey, California, United States
• 2: Yuan, J., and Svensson, C., Latches and flip-flops for Low Power Systems in A. Chandrakasan and R. Brodersen, Low Power CMOS design, 233-238, IEEE Press, NJ 1998.
• 3: Fisher, G. J., An Enhanced Power Meter for SPICE2 Circuit in IEEE Transactions on Computer-Aided Design, vol. 7, no. 5, Oct. 1986.
• 4: Gerosa, G., et al., A 2.2 W, 80 MHz Superscalar RISC Microprocessor in IEEE Journal of Solid-State Circuits, vol. 29, no. 12, December 1994., 1440-1452.
• 5: Yuan, C., and Svensson, C., New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings in IEEE Journal of Solid- State Circuits, vol. 32, no. 1, January 1997.
• 6: S H Unger , Chung-Jen Tan, Clocking schemes for high-speed digital systems, IEEE Transactions on Computers, v.35 n.10, p.880-895, Oct. 1986 [doi>10.1109/TC.1986.1676679]
• 7: Shoji, M. Theory of CMOS Digital Circuits and Circuit Failures. Princeton University Press, Princeton NJ, 1992.
• 8: Montanaro, J., et al., A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor IEEE Journal of Solid-State Circuits, vol. 31, no. 11, 1703-14., Nov. 1996.
• 9: Partovi, H., et al., Flow-through latch and edge-triggered flip-flop hybrid elements in ISSCC Digest of Technical Papers, Feb. 1996.
• 10: Matsui, M., et al. A 200 MHz 13 mm2 2-D DCT Macrocell Using Sense-Amplifier Pipeline Flip-Hop Scheme in IEEE Journal of Solid-State Circuits, vol. 29, no. 12, 1482-91, Dec. 1994.
• 11: Yuan, J., and Svensson, C., CMOS Circuit Speed Optimization Based on Switch Level Simulation in Proceedings of International Symposium on Circuits and Systems, ISCAS 88, 1988.
• 12: Yuan, J., and Svensson, C., Principle of CMOS circuit power-delay optimization with transistor sizing in Proceedings of International Symposium on Circuits and Systems, ISCAS 96, vol. l, 1996.
• 13: Klass, F. Semi-Dynamic and Dynamic Flip-Hops with embedded logic in Digest of Technical Papers, 1998 Symposium on VLSI Circuits, Honolulu, HI, USA, 13-15 June 1998.
• 14: Draper, D., et al., Circuit techniques in a 266-MHz MMX- enabled processor in IEEE Journal of Solid-State Circuits, vol. 32, no. I l, 1650-64., Nov. 1997.
• 15: Gieseke, B.A., et al. A 600 MHz superscalar RISC microprocessor with out-of-order execution in ISSCC Digest of Technical Papers, 176-7, 45 l, Feb. 1997.
• 16: Blair, G.M. Comments on New single-clock CMOS latches and flip-flops with improved speed and power savings in IEEE Journal of Solid-State Circuits, vol. 32, no. 10, pp. 1610-11., Oct. 1997.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability

Additional Classification:
  C. Computer Systems Organization

  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Measurement, Performance, Theory

Keywords:
flip-flop, master-slave latch, optimization, power measurement, timing