ACM Home Page
Please provide us with feedback. Feedback
Voltage scheduling problem for dynamically variable voltage processors
Full text PdfPdf (688 KB)
Source International Symposium on Low Power Electronics and Design archive
Proceedings of the 1998 international symposium on Low power electronics and design table of contents
Monterey, California, United States
Pages: 197 - 202  
Year of Publication: 1998
ISBN:1-58113-059-7
Authors
Tohru Ishihara  Department of Computer Science and Communication Engineering Graduate School of Information Science and Electrical Engineering, Kyushu University, 6-1 Kasuga-koen, Kasuga-shi, Fukuoka, 816-8580 Japan
Hiroto Yasuura  Department of Computer Science and Communication Engineering Graduate School of Information Science and Electrical Engineering, Kyushu University, 6-1 Kasuga-koen, Kasuga-shi, Fukuoka, 816-8580 Japan
Sponsors
IEEE-SSCS : Solid Stat Circuits Council
SIGDA: ACM Special Interest Group on Design Automation
IEEE-EDS : Electronic Devices Society
IEEE-CAS : Circuits & Systems
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 10,   Downloads (12 Months): 84,   Citation Count: 161
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/280756.280894
What is a DOI?

ABSTRACT

This paper presents a model of dynamically variable voltage processor and basic theorems for power-delay optimization. A static voltage scheduling problem is also proposed and formulated as an integer linear programming (ILP) problem. In the problem, we assume that a core processor can vary its supply voltage dynamically, but can use only a single voltage level at a time. For a given application program and a dynamically variable voltage processor, a voltage scheduling which minimizes energy consumption under an execution time constraint can be found.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
 
4
T. Ishlhara and H. YMuura, "Optimization of Supply Voltage Amaignment for Power Reduction on Proceuor-BMed Systems," In Proc. of SASIMI '97, pp.51-58, 1997.
5
6
 
7
 
8
Jan M. Rabaey and Mauoud Pedram, Low Power Design Methodologies, Kluwer Academic Publishers, 1996.
9
 
10
A. J. Stratakos and S. R. Sanders R. W. Brodersen, "High- Efficiency Low-Voltage DC-DC conversion for Portable Applications," In Proc. o} IWLPD, pp.105-110, Apr. 1994.
 
11

CITED BY  164

Collaborative Colleagues:
Tohru Ishihara: colleagues
Hiroto Yasuura: colleagues