System-level power estimation and optimization

ABSTRACT

Most work to date on power reduction has focused at the component level, not at the system level. In this paper, we propose a framework for describing the power behavior of system-level designs. The model consists of a set of resources, an environmental workload specification, and a power management policy, which serves as the heart of the system model. We map this model to a simulation-based framework to obtain an estimate of the system's power dissipation. Accompanying this, we propose an algorithm to optimize power management policies. The optimization algorithm can be used in a tight loop with the estimation engine to derive new power-management policy algorithms for a given system-level description. We tested our approach by applying it to a real-life low-power portable design, achieving a power estimation accuracy of ∼10%, and a 23% reduction in power after policy optimization.

REFERENCES

• 1: R. Golding, P. Bosh et al, "Idleness is not sloth," Proceedings of Winter USENIX Technical Conference, pp. 201-212, Jan. 1995.
• 2: Wolfgang Nebel , Jean Mermet, Low power design in deep submicron electronics, Kluwer Academic Publishers, Norwell, MA, 1997
• 3: Anantha P. Chandrakasan , Robert W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Norwell, MA, 1995
• 4: J. Rabaey, M. Pedram, Low power design methodologies, Kluwer 1995.
• 5: David Lidsky , Jan M. Rabaey, Early power exploration—a World Wide Web application, Proceedings of the 33rd annual conference on Design automation, p.27-32, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240523]
• 6: D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," JSSC, vol. 29, no. 6, 663-670, June 1994.
• 7: Raul San Martin , John P. Knight, Power-profiler: optimizing ASICs power consumption at the behavioral level, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.42-47, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217504]
• 8: Luca Benini , Giovanni de Micheli, Dynamic Power Management: Design Techniques and CAD Tools, Kluwer Academic Publishers, Norwell, MA, 1998
• 9: Subodh Gupta , Farid N. Najm, Power macromodeling for high level power estimation, Proceedings of the 34th annual conference on Design automation, p.365-370, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266171]
• 10: Cheng-Ta Hsieh , Qing Wu , Chih-Shun Ding , Massoud Pedram, Statistical sampling and regression analysis for RT-level power evaluation, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.583-588, November 10-14, 1996, San Jose, California, United States
• 11: Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995 [doi>10.1109/92.386219]
• 12: Anand Raghunathan , Sujit Dey , Niraj K. Jha, Glitch analysis and reduction in register transfer level power optimization, Proceedings of the 33rd annual conference on Design automation, p.331-336, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240581]
• 13: L. Benini, A. Bogliolo, M. Favalli and G. De Micheli, "Regression models for behavioral power estimation," PATMOS, 179-187, Sept. 1996.
• 14: T. Martin , D. Siewiorek, A power metric for mobile systems, Proceedings of the 1996 international symposium on Low power electronics and design, p.37-42, August 12-14, 1996, Monterey, California, United States
• 15: Maxtor CrystalMax Manual, Part #1354C, 1/21/97.
• 16: lntel Flash Memory Data Manual, Order Number 290151-005, 11/95.
• 17: Sony datasheet: CXK58257AP/ASP/AM-xxL,LL SRAM, 1/93.
• 18: L. Benini, R. Hodgson, and P. Siegel, "System-level power estimation and optimization," HP Labs Technical Report, HPL-98-30, 1998.
• 19: Mani B. Srivastava , Anantha P. Chandrakasan , R. W. Brodersen, Predictive system shutdown and other architectural techniques for energy efficient programmable computation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.42-55, March 1996 [doi>10.1109/92.486080]
• 20: Chi-Hong Hwang , Allen C.-H. Wu, A predictive system shutdown method for energy saving of event-driven computation, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.28-32, November 09-13, 1997, San Jose, California, United States

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Experimentation, Measurement, Performance, Theory