| The impact of data characteristics and hardware topology on hardware selection for low power DSP |
| Full text |
Pdf
(346 KB)
|
| Source
|
International Symposium on Low Power Electronics and Design
archive
Proceedings of the 1998 international symposium on Low power electronics and design
table of contents
Monterey, California, United States
Pages: 94 - 96
Year of Publication: 1998
ISBN:1-58113-059-7
|
|
Authors
|
|
Gareth Keane
|
School of Electrical Engineering and Computer Science, The Queen's University of Belfast, Ashby Building, Stranmillis Road, Belfast BT9 5AH, Northern Ireland
|
|
Jonathan Spanier
|
School of Electrical Engineering and Computer Science, The Queen's University of Belfast, Ashby Building, Stranmillis Road, Belfast BT9 5AH, Northern Ireland
|
|
Roger Woods
|
School of Electrical Engineering and Computer Science, The Queen's University of Belfast, Ashby Building, Stranmillis Road, Belfast BT9 5AH, Northern Ireland
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 3, Downloads (12 Months): 11, Citation Count: 2
|
|
|
ABSTRACT
Adders and multipliers are key operations in DSP systems. The power consumption of adders is well understood but there are few detailed results on the choice of multipliers available. This paper considers how the power consumption of a number of multiplier structures such as Carry-Save array and Wallace Tree multipliers varies with data wordlengths and different layout strategies. In all cases, results were obtained from EPIC PowerMill™ simulations of actual synthesised circuit layouts. Analysis of the results highlights the effects of routing and interconnect optimization for low power operation and gives clear indications on choice of multiplier structure and design flow for the rapid design of DSP systems.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Brodersen, R., Chandrakasan, A., and Sheng, S. "Lowpower Signal Processing Systems", VLSI Signal processing V, pp 3-13, 1992.
|
| |
2
|
Chandrakasan, A. and Brodersen, R. Low Power Digital Design, Kluwer Acadmeic Publishers 1996.
|
| |
3
|
Chandrakasan, A., Sheng, S., Brodersen, R. "Low Power CMOS Digital Design", IEEE JSSC, Vol. 27, pp 473-484, 1992.
|
| |
4
|
Lee, T. and Cong, J. "The new line in IC design", IEEE Spectrum, Vol 34, No. 3, pp 52-58, 1997.
|
| |
5
|
J. McCanny , D. Ridge , Y. Hu , J. Hunter, Hierarchical VHDL Libraries for DSP ASIC Design6, Proceedings of the 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '97) -Volume 1, p.675, April 21-24, 1997
|
| |
6
|
|
| |
7
|
|
|