ACM Home Page
Please provide us with feedback. Feedback
The impact of data characteristics and hardware topology on hardware selection for low power DSP
Full text PdfPdf (346 KB)
Source International Symposium on Low Power Electronics and Design archive
Proceedings of the 1998 international symposium on Low power electronics and design table of contents
Monterey, California, United States
Pages: 94 - 96  
Year of Publication: 1998
ISBN:1-58113-059-7
Authors
Gareth Keane  School of Electrical Engineering and Computer Science, The Queen's University of Belfast, Ashby Building, Stranmillis Road, Belfast BT9 5AH, Northern Ireland
Jonathan Spanier  School of Electrical Engineering and Computer Science, The Queen's University of Belfast, Ashby Building, Stranmillis Road, Belfast BT9 5AH, Northern Ireland
Roger Woods  School of Electrical Engineering and Computer Science, The Queen's University of Belfast, Ashby Building, Stranmillis Road, Belfast BT9 5AH, Northern Ireland
Sponsors
IEEE-SSCS : Solid Stat Circuits Council
SIGDA: ACM Special Interest Group on Design Automation
IEEE-EDS : Electronic Devices Society
IEEE-CAS : Circuits & Systems
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 9,   Citation Count: 2
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/280756.280803
What is a DOI?

ABSTRACT

Adders and multipliers are key operations in DSP systems. The power consumption of adders is well understood but there are few detailed results on the choice of multipliers available. This paper considers how the power consumption of a number of multiplier structures such as Carry-Save array and Wallace Tree multipliers varies with data wordlengths and different layout strategies. In all cases, results were obtained from EPIC PowerMill™ simulations of actual synthesised circuit layouts. Analysis of the results highlights the effects of routing and interconnect optimization for low power operation and gives clear indications on choice of multiplier structure and design flow for the rapid design of DSP systems.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Brodersen, R., Chandrakasan, A., and Sheng, S. "Lowpower Signal Processing Systems", VLSI Signal processing V, pp 3-13, 1992.
 
2
Chandrakasan, A. and Brodersen, R. Low Power Digital Design, Kluwer Acadmeic Publishers 1996.
 
3
Chandrakasan, A., Sheng, S., Brodersen, R. "Low Power CMOS Digital Design", IEEE JSSC, Vol. 27, pp 473-484, 1992.
 
4
Lee, T. and Cong, J. "The new line in IC design", IEEE Spectrum, Vol 34, No. 3, pp 52-58, 1997.
 
5
 
6
 
7


Collaborative Colleagues:
Gareth Keane: colleagues
Jonathan Spanier: colleagues
Roger Woods: colleagues