Low power salient integration mode image sensor with a low voltage mixed-signal readout architecture

ABSTRACT

CMOS image sensors are very suitable for battery-operated camera systems due to their low power nature. In this research work, a salient integration mode CMOS image sensor pixel design which requires only 1 or 2 transistors per pixel and a low power readout architecture was developed in a 0.35 µm CMOS technology. High fill factor and small pixel size are achieved at the same time for the 2T pixel design. The readout architecture includes a low voltage low power multi-stage analog data buffer which works as a differential to single-ended conversion mechanism for a new correlated double sampling method. Total data bandwidth and switching power are also greatly reduced. The architecture was developed to be scalable to 0.18 µm technology with 1.2 volt supply voltage, and lower. An experimental chip in an array size of 256 × 256 with a pixel size of 6.3 µm × 6.3 µm was fabricated at a HP's 0.35 µm CMOS technology. Promising experimental results strongly indicates that the new pixel design and readout architecture are suitable for low voltage CMOS camera chips in future generations of CMOS technology.

REFERENCES

• 1: S. K. Mendis et al., "CMOS active pixel image sensors for highly integrated imaging systems," IEEE JSSC, vol 32, no. 2, pp. 187-197, Feb. 1997.
• 2: E. R. Fossum, "Architecture for focal-plane image processing," Optical Engineering, vol. 28, no. 8, pp. 865- 871, Aug. 1989.
• 3: A. M. Chiang et al., "A high speed digitally programmable CCD traversal filter," IEEE JSSC, vol. 18, no. 9, pp. 745-13, Sept. 1983.
• 4: E. R. Fossum et al., "Active pixel sensor with intral pixel charge transfer," US patent 5,276,407, 1994.
• 5: E B. Denyer, "Matrix array imager sensor chip;' US patent 5,345,266, 1994.
• 6: B. Fowler et al., "CMOS image sensor with pixel level A/D conversion," US patent 5,461,425, 1995.
• 7: T. Kuroda et al., "A 1/4 inch 330k square pixel progressive-scan IT-CCD image sensor with sub micrometer channel width," ISSCC, pp. 184-185, Feb. 1996.
• 8: M. Furumiya et al., "A 30 frame/s 2/3 inch 1.3M pixel progressive scan IT-CCD image sensor," ISSCC, pp. 188-189, Feb. 1997.
• 9: R. H. Nixon et al., "128x128 CMOS photodiode type active pixel sensor with on-chip timing, control and signal chain electronics," Proc. SPIE, vol. 2415, Charge-Coupled Devices and Solid-State Optical Sensors V, paper 34, 1995.
• 10: S. Mendis et al., "Active Pixel Image Sensors in 0.35 CMOS Technology", Proc. IEEE Workshop on Charge-Coupled Devices & Advanced Image Sensor, Bruges, Belgium, Jun. 1997.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Memory technologies

Additional Classification:
  I. Computing Methodologies
  I.2 ARTIFICIAL INTELLIGENCE
      I.2.9 Robotics
          Subjects: Sensors
  I.3 COMPUTER GRAPHICS

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Experimentation, Measurement, Performance, Theory