Stream synthesis for efficient power simulation based on spectral transforms

ABSTRACT

In this paper, we present a power estimation technique for control-flow intensive designs that is tailored towards driving iterative high-level synthesis systems, where hundreds of architectural trade-offs are explored and compared. Our method is fast and relatively accurate. The algorithm utilizes the behavioral information to extract branch probabilities, and uses these in conjunction with switching activity and circuit capacitance information, to estimate the power consumption of a given architecture. We test our algorithm using a series of experiments, each geared towards measuring a different indicator. The first set of experiments measures the algorithm's accuracy when compared to the actual circuit power. The second set of experiments measures the average tracking index, and tracking index fidelity for a series of architectures. This index measures how well the algorithm makes decisions when comparing the relative power consumption of two architectures contending as low-power candidates. Results indicate that our algorithm achieved an average estimation error of 11.8% and an average tracking index of 0.95 over all examples.

REFERENCES

• 1: R. Butch, F. Najm, P. Yang, T. Trick, "A Monte-Carlo Approach for Power Estimation," IEEE Trans. on VLSI Systems, Vo}. l, No. i, pp. 63-71, Jan. 1993.
• 2: Michael G. Xakellis , Farid N. Najm, Statistical estimation of the switching activity in digital circuits, Proceedings of the 31st annual conference on Design automation, p.728-733, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196628]
• 3: Farid N. Najm , Shashank Goel , Ibrahim N. Hajj, Power estimation in sequential circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.635-640, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217602]
• 4: Tan-Li Chou , Kaushik Roy, Statistical estimation of sequential circuit activity, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.34-37, November 05-09, 1995, San Jose, California, United States
• 5: Chih-Shun Ding , Cheng-Ta Hsieh , Qing Wu , Massoud Pedram, Stratified random sampling for power estimation, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.576-582, November 10-14, 1996, San Jose, California, United States
• 6: Vikram Saxena , Farid N. Najm , Ibrahim Hajj, Monte-Carlo Approach for Power Estimation in Sequential Circuits, Proceedings of the 1997 European conference on Design and Test, p.416, March 17-20, 1997
• 7: S. Huang , K. Cheng , K. Chen , T. Lee, A novel methodology for transistor-level power estimation, Proceedings of the 1996 international symposium on Low power electronics and design, p.67-72, August 12-14, 1996, Monterey, California, United States
• 8: Luca Benini , Giovanni De Micheli , Enrico Macii , Massimo Poncino , Riccardo Scarsi, Fast power estimation for deterministic input streams, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.494-501, November 09-13, 1997, San Jose, California, United States
• 9: Chi-Ying Tsui , Radu Marculescu , Diana Marculescu , Massoud Pedram, Improving the efficiency of power simulators by input vector compaction, Proceedings of the 33rd annual conference on Design automation, p.165-168, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240549]
• 10: Diana Marculescu , Radu Marculescu , Massoud Pedram, Stochastic sequential machine synthesis targeting constrained sequence generation, Proceedings of the 33rd annual conference on Design automation, p.696-701, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240650]
• 11: 1%. Marculescu, D. Marculescu, M. Pedram, "Adaptive Models for Input Data Compaction for Power Simulators," ASPDAC-2, pp. 391- 396, Jan. 1997.
• 12: Diana Marculescu , Radu Marculescu , Massoud Pedram, Sequence compaction for probabilistic analysis of finite-state machines, Proceedings of the 34th annual conference on Design automation, p.12-15, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266027]
• 13: Radu Marculescu , Diana Marculescu , Massoud Pedram, Hierarchical sequence compaction for power estimation, Proceedings of the 34th annual conference on Design automation, p.570-575, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266287]
• 14: Radu Marculescu , Diana Marculescu , Massoud Pedram, Composite sequence compaction for finite-state machines using block entropy and high-order Markov models, Proceedings of the 1997 international symposium on Low power electronics and design, p.190-195, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263325]
• 15: Joseph N. Kozhaya , Farid N. Najm, Accurate power estimation for large sequential circuits, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.488-493, November 09-13, 1997, San Jose, California, United States
• 16: F. Brglez, H. Fujiwara, "A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran," ISCAS- 85, pp. 785-794, Jun. 1985.
• 17: Douglas F. Elliott , K. Ramamohan Rao, Fast Transforms: Algorithms, Analyses, Applications, Academic Press, Inc., Orlando, FL, 1983
• 18: Radu Marculescu , Diana Marculescu , Massoud Pedram, Switching activity analysis considering spatiotemporal correlations, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.294-299, November 06-10, 1994, San Jose, California, United States
• 19: Radu Marculescu , Diana Marculescu , Massoud Pedram, Efficient power estimation for highly correlated input streams, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.628-634, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217601]
• 20: Luca Benini , Giovanni De Micheli , Enrico Macii , Massimo Poncino , Stefano Quer, System-level power optimization of special purpose applications: the beach solution, Proceedings of the 1997 international symposium on Low power electronics and design, p.24-29, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263277]
• 21: William H. Press , Brian P. Flannery , Saul A. Teukolsky , William T. Vetterling, Numerical recipes in C: the art of scientific computing, Cambridge University Press, New York, NY, 1988
• 22: A. Salz , M. Horowitz, IRSIM: an incremental MOS switch-level simulator, Proceedings of the 26th ACM/IEEE conference on Design automation, p.173-178, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74412]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Memory technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation
  B.8 Performance and Reliability

  C. Computer Systems Organization

  F. Theory of Computation
  F.2 ANALYSIS OF ALGORITHMS AND PROBLEM COMPLEXITY
      F.2.1 Numerical Algorithms and Problems
          Subjects: Computation of transforms (e.g., fast Fourier transform)

General Terms:
Design, Experimentation, Measurement, Performance, Theory