Towards the capability of providing power-area-delay trade-off at the register transfer level

ABSTRACT

This paper presents a new register-transfer level (RT-level) power estimation technique based on technology decomposition. Given the Boolean description of a circuit function, the power consumption of two typical circuit implementations, namely the minimum area implementation and the minimum delay implementation, are estimated, respectively. This provides a capability of obtaining a full power-delay-area trade-off curve at the RT level. Our method makes it possible to capture the structural and/or functional information of a circuit without going through actual gate-level implementation. Experimental results show that the accuracy is very reasonable.

REFERENCES

• 1: Marculescu D., Marculescu R. and Pedram M.. Information theoretic measures for power analysis. IEEE Trans. on CAD, June 1996, 15(6), 599-610.
• 2: Nemani M. and Najm F.N.. Towards a high level power estimation capability. IEEE Trans. on CAD, June 1996, 15(6), 588-598.
• 3: Kwang-Ting Cheng , Vishwani D. Agrawal, An entropy measure for the complexity of multi-output Boolean functions, Proceedings of the 27th ACM/IEEE conference on Design automation, p.302-305, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123282]
• 4: Cook R.W. and Flynn M.J.. Logical network cost and entropy. IEEE Trans. on Computers, Sept.1973, 22(9), 823- 826.
• 5: Veendrick H.J.M.. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE J. Solid State Circuits, Aug. 1984, 19, 465-473.
• 6: Chen C. and Tsui C.. RT-leveI power estimation using technology decomposition. In Proc. CSIA Chip Technology, April 1998, 205-211.
• 7: Najm F.N.. Statistical estimation of the signal probability in VLSI circuits. Coord. Sci. Lab., Urbana, IL, Tech. Rep. #UILU-ENG-93-2211, Apr. 1993.
• 8: Brayton R.K., Rudell R., Sangiovanni-Vincentelli A., and Wang A.R.. MIS: A multiple-level logic optimization system. IEEE Trans. on CAD, Nov. 1987, 6(6), 1062-1081.
• 9: Wallace D.E. and Chandrasekhar M.S.. High level delay estimation for technology-independent logic equations. In Proc. ICCAD, 1990, 188-191.
• 10: Fujita M. and Murgai R.. Delay estimation and optimization of logic circuits: A survey. In Proc. ASP-DAC, 1997, 25-30.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION

Additional Classification:
  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Measurement, Performance, Theory