High performance DSPs - what's hot and what's not?

ABSTRACT

This paper compares low power techniques current in the research literature with those used in commercial DSP design and explores why some techniques have not yet had commercial impact. It also examines the low power needs of future DSP applications.

REFERENCES

• 1: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
• 2: H. Kojima , A. Shridhar, Interlaced accumulation programming for low power DSP, Proceedings of the 1996 international symposium on Low power electronics and design, p.213-216, August 12-14, 1996, Monterey, California, United States
• 3: P. Larsson, C.J. Nicol, "Self-Adjusting Bit-Precision for Low-Power Digital Filters", Syrup. VLSI Circ., 1977.
• 4: P. Meier, R. Rutenbar, L. Carley, "Exploring Multiplier Arch. and Layout for LOw Power", CICC, pp. 513-516, 1997.
• 5: Chris J. Nicol , Patrik Larsson, Low power multiplication for FIR filters, Proceedings of the 1997 international symposium on Low power electronics and design, p.76-79, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263287]
• 6: T. Sakuta, W. Lee, P.T. Balsara, "Delay Balanced Multipliers for Low Power/Low Voltage DSP Core", SLPE, pp. 36-37, 1995.
• 7: S. Mahant-Shetti , C. Lemonds , P. Balsara, Leap frog multiplier, Proceedings of the 1996 international symposium on Low power electronics and design, p.221-223, August 12-14, 1996, Monterey, California, United States
• 8: J. Goodman, A. Chandrakasan, "A 1Mbs Energy/Security Scalable Encryption Processor using Adaptive Width and Supply", ISSCC, pp. 110-111, 1998.
• 9: E. Iwata et-al., "A 2.2 GOPS Video DSP with 2-RISC MIMD, 6-PE SIMD Arch. for Real-Time MPEG2 Video Coding/Decoding", ISSCC, pp. 258-259, 1997.
• 10: Rafael Fried, Minimizing energy dissipation in high-speed multipliers, Proceedings of the 1997 international symposium on Low power electronics and design, p.214-219, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263337]
• 11: T.K. Callaway, E.E. Swartzlander jr., "Low Power Arithmetic Components", Low Power Design Methodologies, Kluwer Academic, Ch. 7, 1996.
• 12: R. Brent, H. Kung, "A Regular Layout for Parallel Adders", IEEE Trans. Comp, C-31 (3), pp 260-264, 1982.
• 13: K. Nadehara et-al., "A Low-Power, 32-bit RISC Processor with Signal Processing Capability and its Multiply-Adder", VLSI Signal Processing, 1995.
• 14: K. Itoh, et-al., "Trends in Low-Power RAM Circuit Technologies", Proc. IEEE, V83, N4, pp. 524-543, 1995.
• 15: Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263310]
• 16: M. Suzuki et-al., "A 1.5ns 32-b CMOS ALU in Double Pass-Transistor Logic", JSSC, V28, N l 1, 1993.
• 17: Uming Ko , Poras T. Balsara , Wai Lee, Low-power design techniques for high-performance CMOS adders, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.327-333, June 1995 [doi>10.1109/92.386232]
• 18: R. Zimmermann and R. Gupta, "Low Power Logic Styles: CMOS vs. CPL", ESSCIRC, 1996.
• 19: R. Carley, I. Lys, "Quadrail: A Design Methodology for Ultra LOw Power Integrated Circuits", Proc. Napa Valley Workshop on Low Power IC design, April 1994.
• 20: Mutsunori Igarashi , Kimiyoshi Usami , Kazutaka Nogami , Fumihiro Minami , Yukio Kawasaki , Takahiro Aoki , Midori Takano , Chiharo Mizuno , Takashi Ishikawa , Masahiro Kanazawa , Shinji Sonoda , Makoto Ichida , Naoyuki Hatanaka, A low-power design method using multiple supply voltages, Proceedings of the 1997 international symposium on Low power electronics and design, p.36-41, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263279]
• 21: U. Ko, P.T. Balsara, "High Performance, Energy Efficient Master-Slave Flip-Flop Circuits", SLPE, 1995.
• 22: W. Lee et-al., "A IV DSP for Wireless Comms", ISSCC (Paper 6.1 in Slide Supplement), 1997.
• 23: Dan Dobberpuhl, The design of a high performance low power microprocessor, Proceedings of the 1996 international symposium on Low power electronics and design, p.11-16, August 12-14, 1996, Monterey, California, United States
• 24: H. Kawaguchi, T. Sakurai, "A Reduced Clock-Swing Flip- Flop (RCSFF) for 63% Clock Power Reduction", Symp. VLSI Circ., pp. 97-98, 1997.
• 25: Janardhan H. Satyanarayana , Keshab K. Parhi, HEAT: hierarchical energy analysis tool, Proceedings of the 33rd annual conference on Design automation, p.9-14, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240520]
• 26: Lars S. Nielsen , Cees Niessen, Low-power operation using self-timed circuits and adaptive scaling of the supply voltage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.391-397, Dec. 1994 [doi>10.1109/92.335008]
• 27: R. Amirtharajah, A. Chandrakasan, "Self-Powered Low Power Signal Processing", Symp. VLSI Circ., 1997.
• 28: S. Mutoh et-al,. "I-V Power Supply High-Speed Digital Circuit Technology with Multi-threshold Voltage CMOS", JSSC, V30, N8, pp. 847-854, Aug. 1995.
• 29: Takayasu Sakurai , Hiroshi Kawaguchi , Tadahiro Kuroda, Low-power CMOS design through VTH control and low-swing circuits, Proceedings of the 1997 international symposium on Low power electronics and design, p.1-6, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263273]
• 30: M. Weiser et-al., "Scheduling for Reduced CPU Energy", USENIX Ist Symp. on Operating System Design and Implementation, Monterey, pp. 13-23, Nov. 1994.
• 31: J. Denker, "Adiabatic Logic", Proc. Napa Valley Workshop on Low Power IC Design, April I994.
• 32: H. Igura et-al., "An 800MOPS l l0mW 1.5V Parallel DSP for Mobile Multimedia Processing", ISSCC, 1998.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

  J. Computer Applications

General Terms:
Design, Measurement, Performance, Theory

Keywords:
DSP, architecture, circuit design, low power