ACM Portal
  Subscribe (Full Service)    Register (Limited Service, Free)    Login
  Search:   The ACM Digital Library   The Guide
  
ACM Home Page
Please provide us with feedback. Feedback
Digital Library logoTake a look at the new version of this page: [ beta version ]. Tell us what you think.
Computer architecture (2nd ed.): a quantitative approach
  Purchase this Book  
Source
Pages: 760 Addit. Pages: 254  
Year of Publication: 1996
ISBN:1-55860-329-8
Authors
John L. Hennessy  Stanford University, Stanford, CA
David A. Patterson  University of California at Berkeley, Berkeley
Publisher
Morgan Kaufmann Publishers Inc.  San Francisco, CA, USA
Bibliometrics
Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Citation Count: 651
Additional Information:

cited by   index terms   review   collaborative colleagues  

Tools and Actions: Review this Book  

CITED BY  651
Corinna G. Lee , Derek J. DeVries, Initial results on the performance and cost of vector microprocessors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.171-182, December 01-03, 1997, Research Triangle Park, North Carolina, United States
Steven W. Schlosser , John Linwood Griffin , David F. Nagle , Gregory R. Ganger, Designing computer systems with MEMS-based storage, ACM SIGOPS Operating Systems Review, v.34 n.5, p.1-12, Dec. 2000
Mark D. Aagaard , Robert B. Jones , Roope Kaivola , Katherine R. Kohatsu , Carl-Johan H. Seger, Formal verification of iterative algorithms in microprocessors, Proceedings of the 37th conference on Design automation, p.201-206, June 05-09, 2000, Los Angeles, California, United States
Yanbing Li , Wayne Wolf, Hardware/software co-synthesis with memory hierarchies, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.430-436, November 08-12, 1998, San Jose, California, United States
Trishul M. Chilimbi, Efficient representations and abstractions for quantifying and exploiting data reference locality, ACM SIGPLAN Notices, v.36 n.5, p.191-202, May 2001
Randal E. Bryant , Steven German , Miroslav N. Velev, Processor verification using efficient reductions of the logic of uninterpreted functions to propositional logic, ACM Transactions on Computational Logic (TOCL), v.2 n.1, p.93-134, Jan. 2001
Stefan Pees , Andreas Hoffmann , Heinrich Meyr, Retargetable compiled simulation of embedded processors using a machine description language, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.4, p.815-834, Oct. 2000
Rajeev Murgai , Masahiro Fujita , Arlindo Oliveira, Using complementation and resequencing to minimize transitions, Proceedings of the 35th annual conference on Design automation, p.694-697, June 15-19, 1998, San Francisco, California, United States
D. Rivero , M. Paindavoine , S. Petit, Real-time sub-pixel cross bar position metrology, Real-Time Imaging, v.8 n.2, p.105-113, April 2002
Yuqun Chen , Angelos Bilas , Stefanos N. Damianakis , Cezary Dubnicki , Kai Li, UTLB: a mechanism for address translation on network interfaces, ACM SIGPLAN Notices, v.33 n.11, p.193-204, Nov. 1998
William (Bill) Yurcik, Special issue on specialized computer architecture simulators that see the present and may hold the future, Journal on Educational Resources in Computing (JERIC), v.2 n.1, p.1-3, March 2002
Luca P. Carloni , Kenneth L. McMillan , Alexander Saldanha , Alberto L. Sangiovanni-Vincentelli, A methodology for correct-by-construction latency insensitive design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.309-315, November 07-11, 1999, San Jose, California, United States
Arvind , Xiaowei Shen, Using Term Rewriting Systems to Design and Verify Processors, IEEE Micro, v.19 n.3, p.36-46, May 1999
William D. Gropp , Dinesh K. Kaushik , David E. Keyes , Barry Smith, Performance modeling and tuning of an unstructured mesh CFD application, Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM), p.34-es, November 04-10, 2000, Dallas, Texas, United States
Luca Benini , Giovanni De Micheli , Enrico Macii , Massimo Poncino , Stefano Quer, System-level power optimization of special purpose applications: the beach solution, Proceedings of the 1997 international symposium on Low power electronics and design, p.24-29, August 18-20, 1997, Monterey, California, United States
Sigal Ar , Jin-Yi Cai, Reliable benchmarks using numerical instability, Proceedings of the fifth annual ACM-SIAM symposium on Discrete algorithms, p.34-43, January 23-25, 1994, Arlington, Virginia, United States
Dhabaleswar K. Panda , Debashis Basak , Donglai Dai , Ram Kesavan , Rajeev Sivaram , Mohammad Banikazemi , Vijay Moorthy, Simulation of modern parallel systems: a CSIM-based approach, Proceedings of the 29th conference on Winter simulation, p.1013-1020, December 07-10, 1997, Atlanta, Georgia, United States
Tulika Mitra , Tzi-cker Chiueh, Dynamic 3D graphics workload characterization and the architectural implications, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.62-71, November 16-18, 1999, Haifa, Israel
Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Selective instruction compression for memory energy reduction in embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.206-211, August 16-17, 1999, San Diego, California, United States
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, United States
C. Kulkarni , C. Ghez , M. Miranda , F. Catthoor , H. de Man, Cache conscious data layout organization for embedded multimedia applications, Proceedings of the conference on Design, automation and test in Europe, p.686-693, March 2001, Munich, Germany
José González , Antonio González, Speculative execution via address prediction and data prefetching, Proceedings of the 11th international conference on Supercomputing, p.196-203, July 07-11, 1997, Vienna, Austria
W. Zhao , C. Papachristou, Testing DSP cores based on self-test programs, Proceedings of the conference on Design, automation and test in Europe, p.166-172, February 23-26, 1998, Le Palais des Congrés de Paris, France
Tohru Ishihara , Kunihiro Asada, A system level memory power optimization technique using multiple supply and threshold voltages, Proceedings of the 2001 conference on Asia South Pacific design automation, p.456-461, January 2001, Yokohama, Japan
Lixin Zhang , Zhen Fang , Mide Parker , Binu K. Mathew , Lambert Schaelicke , John B. Carter , Wilson C. Hsieh , Sally A. McKee, The Impulse Memory Controller, IEEE Transactions on Computers, v.50 n.11, p.1117-1132, November 2001
Dennis C. Lee , Patrick J. Crowley , Jean-Loup Baer , Thomas E. Anderson , Brian N. Bershad, Execution characteristics of desktop applications on Windows NT, ACM SIGARCH Computer Architecture News, v.26 n.3, p.27-38, June 1998
Fabian Wolf , Jan Staschulat , Rolf Ernst, Associative caches in formal software timing analysis, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
Steven W. Schlosser , John Linwood Griffin , David F. Nagle , Gregory R. Ganger, Designing computer systems with MEMS-based storage, ACM SIGPLAN Notices, v.35 n.11, p.1-12, Nov. 2000
Rakesh Barve , Elizabeth Shriver , Phillip B. Gibbons , Bruce K. Hillyer , Yossi Matias , Jeffrey Scott Vitter, Modeling and optimizing I/O throughput of multiple disks on a bus (summary), ACM SIGMETRICS Performance Evaluation Review, v.26 n.1, p.264-265, June 1998
Krishna M. Kavi , Roberto Giorgi , Joseph Arul, Scheduled Dataflow: Execution Paradigm, Architecture, and Performance Evaluation, IEEE Transactions on Computers, v.50 n.8, p.834-846, August 2001
Ing-Jer Huang , Ping-Huei Xie, Application of instruction analysis/scheduling techniques to resource allocation of superscalar processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.1, p.44-54, 2/1/2002
Amer Diwan , Kathryn S. McKinley , J. Eliot B. Moss, Type-based alias analysis, ACM SIGPLAN Notices, v.33 n.5, p.106-117, May 1998
Thomas Röblitz , Frank Mueller , Oliver Bühn, LegoSim: simulation of embedded kernels over Pthreads, Journal on Educational Resources in Computing (JERIC), v.2 n.1, p.117-130, March 2002
Virgil Andronache , Edwin H.-M. Sha , Nelson L. Passos, Design and analysis of efficient application-specific on-line page replacement techniques, Proceedings of the 10th Great Lakes symposium on VLSI, p.123-128, March 02-04, 2000, Chicago, Illinois, United States
Robert McGraw , James H. Aylor , Robert H. Klenke, A top-down design environment for developing pipelined datapaths, Proceedings of the 35th annual conference on Design automation, p.236-241, June 15-19, 1998, San Francisco, California, United States
Gang-Ryung Uh , Yuhong Wang , David Whalley , Sanjay Jinturkar , Chris Burns , Vincent Cao, Effective exploitation of a zero overhead loop buffer, ACM SIGPLAN Notices, v.34 n.7, p.10-19, July 1999
Hans Bodlaender , Jens Gustedt , Jan Arne Telle, Linear-time register allocation for a fixed number of registers, Proceedings of the ninth annual ACM-SIAM symposium on Discrete algorithms, p.574-583, January 25-27, 1998, San Francisco, California, United States
Nikil Dutt , Alex Nicolau , Hiroyuki Tomiyama , Ashok Halambi, New directions in compiler technology for embedded systems (embedded tutorial), Proceedings of the 2001 conference on Asia South Pacific design automation, p.409-414, January 2001, Yokohama, Japan
Richard E. Ladner , James D. Fix , Anthony LaMarca, Cache performance analysis of traversals and random accesses, Proceedings of the tenth annual ACM-SIAM symposium on Discrete algorithms, p.613-622, January 17-19, 1999, Baltimore, Maryland, United States
Lieh-Ming Wu , Kuochen Wang , Chuang-Yi Chiu, A BNF-based automatic test program generator for compatible microprocessor verification, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.1, p.105-132, January 2004
Eui-Young Chung , Luca Benini , Giovanni De Micheli, Dynamic power management using adaptive learning tree, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.274-279, November 07-11, 1999, San Jose, California, United States
Ilhyun Kim , Mikko H. Lipasti, Implementing optimizations at decode time, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Automated cache optimizations using CME driven diagnosis, Proceedings of the 14th international conference on Supercomputing, p.316-326, May 08-11, 2000, Santa Fe, New Mexico, United States
Data memory design and exploration for low-power embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.553-568, October 2001
Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France
Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi, Parameterised system design based on genetic algorithms, Proceedings of the ninth international symposium on Hardware/software codesign, p.177-182, April 2001, Copenhagen, Denmark
H. Tomiyama , T. Ishihara , A. Inoue , H. Yasuura, Instruction scheduling for power reduction in processor-based system design, Proceedings of the conference on Design, automation and test in Europe, p.855-860, February 23-26, 1998, Le Palais des Congrés de Paris, France
Vasily G. Moshnyaga, Reducing cache engery through dual voltage supply, Proceedings of the 2001 conference on Asia South Pacific design automation, p.302-305, January 2001, Yokohama, Japan
S. Browne , J. Dongarra , N. Garner , K. London , P. Mucci, A scalable cross-platform infrastructure for application performance tuning using hardware counters, Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM), p.42-es, November 04-10, 2000, Dallas, Texas, United States
Francky Catthoor , Nikil D. Dutt , Christoforos E. Kozyrakis, How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level, Proceedings of the conference on Design, automation and test in Europe, p.426-435, March 27-30, 2000, Paris, France
William Fornaciari , Donatella Sciuto , Christina Silvano, Power estimation for architectural exploration of HW/SW communication on system-level buses, Proceedings of the seventh international workshop on Hardware/software codesign, p.152-156, March 1999, Rome, Italy
Shinji Kimura , Hiroyuki Kida , Kazuyoshi Takagi , Tatsumori Abematsu , Katsumasa Watanabe, An application specific Java processor with reconfigurabilities, Proceedings of the 2000 conference on Asia South Pacific design automation, p.25-26, January 2000, Yokohama, Japan
G. Beltrame , C. Brandolese , W. Fornaciari , F. Salice , D. Sciuto , V. Trianni, Dynamic modeling of inter-instruction effects for execution time estimation, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
Li Xiao , Sonqing Chen , Xiaodong Zhang, Dynamic Cluster Resource Allocations for Jobs with Known and Unknown Memory Demands, IEEE Transactions on Parallel and Distributed Systems, v.13 n.3, p.223-240, March 2002
Silva M. Mueller, On the scheduling of variable latency functional units, Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures, p.148-154, June 27-30, 1999, Saint Malo, France
Johnson Kin , Chunho Lee , William H. Mangione-Smith , Miodrag Potkonjak, Power efficient mediaprocessors: design space exploration, Proceedings of the 36th ACM/IEEE conference on Design automation, p.321-326, June 21-25, 1999, New Orleans, Louisiana, United States
Olivier Temam, Investigating optimal local memory performance, ACM SIGPLAN Notices, v.33 n.11, p.218-227, Nov. 1998
Jingren Zhou , Kenneth A. Ross, Implementing database operations using SIMD instructions, Proceedings of the 2002 ACM SIGMOD international conference on Management of data, June 03-06, 2002, Madison, Wisconsin
Yi Zhang , Steve Haga , Rajeev Barua, Execution history guided instruction prefetching, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
Michael Dahlin , Bharat Baddepudi V. Chandra , Lei Gao , Amol Nayate, End-to-end WAN service availability, IEEE/ACM Transactions on Networking (TON), v.11 n.2, p.300-313, April 2003
Jörn Schneider , Christian Ferdinand, Pipeline behavior prediction for superscalar processors by abstract interpretation, ACM SIGPLAN Notices, v.34 n.7, p.35-44, July 1999
Yumin Zhang , Xiaobo (Sharon) Hu , Danny Z. Chen, Efficient global register allocation for minimizing energy consumption, ACM SIGPLAN Notices, v.37 n.4, April 2002
Enric Musoll , Tomás Lang , Jordi Cortadella, Exploiting the locality of memory references to reduce the address bus energy, Proceedings of the 1997 international symposium on Low power electronics and design, p.202-207, August 18-20, 1997, Monterey, California, United States
Martin Farach , Vincenzo Liberatore, On local register allocation, Proceedings of the ninth annual ACM-SIAM symposium on Discrete algorithms, p.564-573, January 25-27, 1998, San Francisco, California, United States
Trevor Mudge, Strategic directions in computer architecture, ACM Computing Surveys (CSUR), v.28 n.4, p.671-678, Dec. 1996
Gabriel A. Wainer , Sergio Daicz , Luis F. De Simoni , Demian Wassermann, Using the Alfa-1 simulated processor for educational purposes, Journal on Educational Resources in Computing (JERIC), v.1 n.4, p.111-151, December 2001
Vinodh Cuppu , Bruce Jacob , Brian Davis , Trevor Mudge, A performance comparison of contemporary DRAM architectures, ACM SIGARCH Computer Architecture News, v.27 n.2, p.222-233, May 1999
Steven Lucco, Split-stream dictionary program compression, ACM SIGPLAN Notices, v.35 n.5, p.27-34, May 2000
Uzi Vishkin, A no-busy-wait balanced tree parallel algorithmic paradigm, Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures, p.147-155, July 09-13, 2000, Bar Harbor, Maine, United States
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: a compiler framework for analyzing and tuning memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.4, p.703-746, July 1999
Amit Agarwal , Hai Li , Kaushik Roy, DRG-cache: a data retention gated-ground cache for low power, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
Vincenzo Liberatore, Empirical investigation of the Markov reference model, Proceedings of the tenth annual ACM-SIAM symposium on Discrete algorithms, p.653-662, January 17-19, 1999, Baltimore, Maryland, United States
Erich Nahum , David Yates , Jim Kurose , Don Towsley, Cache behavior of network protocols, ACM SIGMETRICS Performance Evaluation Review, v.25 n.1, p.169-180, June 1997
Derek B. Noonburg , John P. Shen, Theoretical modeling of superscalar processor performance, Proceedings of the 27th annual international symposium on Microarchitecture, p.52-62, November 30-December 02, 1994, San Jose, California, United States
Srikanth T. Srinivasan , Alvin R. Lebeck, Load latency tolerance in dynamically scheduled processors, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.148-159, November 1998, Dallas, Texas, United States
Asynchrony in parallel computing: from dataflow to multithreading, Progress in computer research, Nova Science Publishers, Inc., Commack, NY, 2001
Philip Machanick , Pierre Salverda , Lance Pompe, Hardware-software trade-offs in a direct Rambus implementation of the RAMpage memory hierarchy, ACM SIGOPS Operating Systems Review, v.32 n.5, p.105-114, Dec. 1998
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Precise miss analysis for program transformations with caches of arbitrary associativity, ACM SIGOPS Operating Systems Review, v.32 n.5, p.228-239, Dec. 1998
Anurag Acharya , Mustafa Uysal , Joel Saltz, Active disks: programming model, algorithms and evaluation, ACM SIGPLAN Notices, v.33 n.11, p.81-91, Nov. 1998
Amer Diwan , Kathryn S. McKinley , J. Eliot B. Moss, Using types to analyze and optimize object-oriented programs, ACM Transactions on Programming Languages and Systems (TOPLAS), v.23 n.1, p.30-72, Jan. 2001
Kaiyu Chen , Sharad Malik , David I. August, Retargetable static timing analysis for embedded software, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
J. Morris Chang , Witawas Srisa-an , Chia-Tien Dan Lo , Edward F. Gehringer, DMMX: dynamic memory management extensions, Journal of Systems and Software, v.63 n.3, p.187-199, 15 September 2002
Jaeheon Jeong , Michel Dubois, Optimal replacements in caches with two miss costs, Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures, p.155-164, June 27-30, 1999, Saint Malo, France
Mark S. Johnstone , Paul R. Wilson, The memory fragmentation problem: solved?, ACM SIGPLAN Notices, v.34 n.3, p.26-36, March 1999
Preeti Ranjan Panda, Memory bank customization and assignment in behavioral synthesis, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.477-481, November 07-11, 1999, San Jose, California, United States
Gerth Stølting Brodal , Rolf Fagerberg , Riko Jacob, Cache oblivious search trees via binary trees of small height, Proceedings of the thirteenth annual ACM-SIAM symposium on Discrete algorithms, p.39-48, January 06-08, 2002, San Francisco, California
Wen-Tsong Shiue , Chaitali Chakrabarti, Memory exploration for low power, embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.140-145, June 21-25, 1999, New Orleans, Louisiana, United States
Akira Kitajima , Makiko Itoh , Jun Sato , Akichika Shiomi , Yoshinori Takeuchi , Masaharu Imai, Effectiveness of the ASIP design system PEAS-III in design of pipelined processors, Proceedings of the 2001 conference on Asia South Pacific design automation, p.649-654, January 2001, Yokohama, Japan
P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001
Kathryn S. McKinley , Olivier Temam, A quantitative analysis of loop nest locality, ACM SIGPLAN Notices, v.31 n.9, p.94-104, Sept. 1996
Yen-Jen Chang , Shanq-Jang Ruan , Feipei Lai, Sentry tag: an efficient filter scheme for low power cache, Australian Computer Science Communications, v.24 n.3, p.135-140, January-February 2002
Randal E. Bryant , David R. O'Hallaron, Introducing computer systems from a programmer's perspective, ACM SIGCSE Bulletin, v.33 n.1, p.90-94, March 2001
Fadi N. Sibai, Performance of the hyper-ring multicomputer, Proceedings of the 1998 ACM symposium on Applied Computing, p.598-606, February 27-March 01, 1998, Atlanta, Georgia, United States
V. Salapura , M. Gschwind, Hardware/software co-design of a fuzzy RISC processor, Proceedings of the conference on Design, automation and test in Europe, p.875-882, February 23-26, 1998, Le Palais des Congrés de Paris, France
Patrick O'Neil , Dallan Quass, Improved query performance with variant indexes, ACM SIGMOD Record, v.26 n.2, p.38-49, June 1997
Gopal Pandurangan , Eli Upfal, Can entropy characterize performance of online algorithms?, Proceedings of the twelfth annual ACM-SIAM symposium on Discrete algorithms, p.727-734, January 07-09, 2001, Washington, D.C., United States
Suresh Singh , Mike Woo , C. S. Raghavendra, Power-aware routing in mobile ad hoc networks, Proceedings of the 4th annual ACM/IEEE international conference on Mobile computing and networking, p.181-190, October 25-30, 1998, Dallas, Texas, United States
Jurij Silc , Borut Robič , Theo Ungerer, Asynchrony in parallel computing: from dataflow to multithreading, Progress in computer research, Nova Science Publishers, Inc., Commack, NY, 2001
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, ACM SIGPLAN Notices, v.31 n.9, p.2-11, Sept. 1996
Windsor W. Hsu , Alan Jay Smith , Honesty C. Young, I/O reference behavior of production database workloads and the TPC benchmarks—an analysis at the logical level, ACM Transactions on Database Systems (TODS), v.26 n.1, p.96-143, March 2001
Chit-Te Wang , Nelson Passos, Improving cache hit ratio by extended referencing cache lines, Journal of Computing Sciences in Colleges, v.18 n.4, p.118-123, April 2003
Rakesh Barve , Elizabeth Shriver , Phillip B. Gibbons , Bruce K. Hillyer , Yossi Matias , Jeffrey Scott Vitter, Modeling and optimizing I/O throughput of multiple disks on a bus, ACM SIGMETRICS Performance Evaluation Review, v.27 n.1, p.83-92, June 1999
Atul Kalambur , Mary Jane Irwin, An extended addressing mode for low power, Proceedings of the 1997 international symposium on Low power electronics and design, p.208-213, August 18-20, 1997, Monterey, California, United States
Jeremy Levitt , Kunle Olukotun, A scalable formal verification methodology for pipelined microprocessors, Proceedings of the 33rd annual conference on Design automation, p.558-563, June 03-07, 1996, Las Vegas, Nevada, United States
Freddy Gabbay , Avi Mendelson, Can program profiling support value prediction?, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.270-280, December 01-03, 1997, Research Triangle Park, North Carolina, United States
Ruoming Jin , Gagan Agrawal, Performance prediction for random write reductions: a case study in modeling shared memory programs, ACM SIGMETRICS Performance Evaluation Review, v.30 n.1, June 2002
Miroslav N. Velev , Randal E. Bryant, Effective use of boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors, Journal of Symbolic Computation, v.35 n.2, p.73-106, February 2003
Li Xiao , Xiaodong Zhang , Stefan A. Kubricht, Improving memory performance of sorting algorithms, Journal of Experimental Algorithmics (JEA), 5, p.3-es, 2000
Hiroyuki Tomiyama , Nikil D. Dutt, Program path analysis to bound cache-related preemption delay in preemptive real-time systems, Proceedings of the eighth international workshop on Hardware/software codesign, p.67-71, May 2000, San Diego, California, United States
Ramesh Radhakrishnan , N. Vijaykrishnan , Lizy Kurian John , Anand Sivasubramaniam , Juan Rubio , Jyotsna Sabarinathan, Java Runtime Systems: Characterization and Architectural Implications, IEEE Transactions on Computers, v.50 n.2, p.131-146, February 2001
Rakefet Kol , Ran Ginosar, Kin: a high performance asynchronous processor architecture, Proceedings of the 12th international conference on Supercomputing, p.433-440, July 1998, Melbourne, Australia
Lori Carter , Brad Calder, Using predicate path information in hardware to determine true dependences, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
Mitchell H. Clifton, A comparison of space requirements for short-circuit and full evaluation of Boolean expressions, Proceedings of the 36th annual Southeast regional conference, p.261-267, April 1998
Ujval J. Kapasi , William J. Dally , Scott Rixner , Peter R. Mattson , John D. Owens , Brucek Khailany, Efficient conditional operations for data-parallel architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.159-170, December 2000, Monterey, California, United States
Roberto Giorgi , Cosimo Antonio Prete, PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.10 n.7, p.742-763, July 1999
Ying Xia , Sung-Hee Kim , Sook-Kyoung Cho , Kee-Wook Rim , Hae-Young Bae, Dynamic versioning concurrency control for index-based data access in main memory database systems, Proceedings of the tenth international conference on Information and knowledge management, October 05-10, 2001, Atlanta, Georgia, USA
Roland N. Ibbett, WWW visualisation of computer architecture simulations, ACM SIGCSE Bulletin, v.34 n.3, September 2002
James R. Larus , Michael Parkes, Using Cohort Scheduling to Enhance Server Performance (Extended Abstract), ACM SIGPLAN Notices, v.36 n.8, p.182-187, Aug. 2001
Kazutoshi Kobayashi , Makoto Eguchi , Takuya Iwahashi , Takehide Shibayama , Xiang Li , Kousuke Takai , Hidetoshi Onodera, A vector-pipeline DSP for low-rate videophones, Proceedings of the 2001 conference on Asia South Pacific design automation, p.1-2, January 2001, Yokohama, Japan
Luddy Harrison, Examination of a memory access classification scheme for pointer-intensive and numeric programs, Proceedings of the 10th international conference on Supercomputing, p.133-140, May 25-28, 1996, Philadelphia, Pennsylvania, United States
Chung-Ho Chen , Akida Wu, Microarchitecture support for improving the performance of load target prediction, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.228-234, December 01-03, 1997, Research Triangle Park, North Carolina, United States
Miroslav N. Velev , Randal E. Bryant, Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction, Proceedings of the 37th conference on Design automation, p.112-117, June 05-09, 2000, Los Angeles, California, United States
Jaime H. Moreno , Mayan Moudgil, Scalable instruction-level parallelism through tree-instructions, Proceedings of the 11th international conference on Supercomputing, p.1-11, July 07-11, 1997, Vienna, Austria
Kunle Olukotun , Mark Heinrich , David Ofelt, Digital system simulation: methodologies and examples, Proceedings of the 35th annual conference on Design automation, p.658-663, June 15-19, 1998, San Francisco, California, United States
Amihood Amir , Gad M. Landau , Dina Sokol, Inplace run-length 2d compressed search, Theoretical Computer Science, v.290 n.3, p.1361-1383, 3 January 2003
Toni Juan , Juan J. Navarro , Olivier Temam, Data caches for superscalar processors, Proceedings of the 11th international conference on Supercomputing, p.60-67, July 07-11, 1997, Vienna, Austria
Yazdan Aghaghiri , Farzan Fallah , Massoud Pedram, Irredundant address bus encoding for low power, Proceedings of the 2001 international symposium on Low power electronics and design, p.182-187, August 2001, Huntington Beach, California, United States
Pei-Hsin Ho , Adrian J. Isles , Timothy Kam, Formal verification of pipeline control using controlled token nets and abstract interpretation, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.529-536, November 08-12, 1998, San Jose, California, United States
Alvin R. Lebeck, Cache conscious programming in undergraduate computer science, ACM SIGCSE Bulletin, v.31 n.1, p.247-251, March 1999
James Aspnes, Fast deterministic consensus in a noisy environment, Proceedings of the nineteenth annual ACM symposium on Principles of distributed computing, p.299-308, July 16-19, 2000, Portland, Oregon, United States
L. Benini , G. De Micheli , E. Macii , D. Sciuto , C. Silvano, Address bus encoding techniques for system-level power optimization, Proceedings of the conference on Design, automation and test in Europe, p.861-867, February 23-26, 1998, Le Palais des Congrés de Paris, France
Rumi Zahir , Jonathan Ross , Dale Morris , Drew Hess, OS and compiler considerations in the design of the IA-64 architecture, ACM SIGPLAN Notices, v.35 n.11, p.212-221, Nov. 2000
M. Ward , N. C. Audsley, Hardware implementation of the Ravenscar Ada tasking profile, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
C. Brandolese , W. Fornaciari , F. Salice , D. Sciuto, Energy estimation for 32-bit microprocessors, Proceedings of the eighth international workshop on Hardware/software codesign, p.24-28, May 2000, San Diego, California, United States
Mahesh Mamidipaka , Dan Hirschberg , Nikil Dutt, Low power address encoding using self-organizing lists, Proceedings of the 2001 international symposium on Low power electronics and design, p.188-193, August 2001, Huntington Beach, California, United States
M. Sami , D. Sciuto , C. Silvano , V. Zaccaria , R. Zafalon, Exploiting data forwarding to reduce the power budget of VLIW embedded processors, Proceedings of the conference on Design, automation and test in Europe, p.252-257, March 2001, Munich, Germany
Jeremy Levitt , Kunle Olukotun, Verifying correct pipeline implementation for microprocessors, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.162-169, November 09-13, 1997, San Jose, California, United States
Butler Lampson , Venkatachary Srinivasan , George Varghese, IP lookups using multiway and multicolumn search, IEEE/ACM Transactions on Networking (TON), v.7 n.3, p.324-334, June 1999
Krishna Kant , Youjip Won, Server Capacity Planning for Web Traffic Workload, IEEE Transactions on Knowledge and Data Engineering, v.11 n.5, p.731-747, September 1999
R. W. Quong, Expected I-cache miss rates via the gap model, ACM SIGARCH Computer Architecture News, v.22 n.2, p.372-383, April 1994
Milenko Drinić , Darko Kirovski , Hoi Vo, Code optimization for code compression, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Kenneth M. Wilson , Kunle Olukotun, Designing high bandwidth on-chip caches, ACM SIGARCH Computer Architecture News, v.25 n.2, p.121-132, May 1997
Richard Fromm , Stylianos Perissakis , Neal Cardwell , Christoforos Kozyrakis , Bruce McGaughy , David Patterson , Tom Anderson , Katherine Yelick, The energy efficiency of IRAM architectures, ACM SIGARCH Computer Architecture News, v.25 n.2, p.327-337, May 1997
Richard A. Uhlig , Trevor N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys (CSUR), v.29 n.2, p.128-170, June 1997
Sharad Malik , Margaret Martonosi , Yau-Tsun Steven Li, Static timing analysis of embedded software, Proceedings of the 34th annual conference on Design automation, p.147-152, June 09-13, 1997, Anaheim, California, United States
Gregory S. Wolffe , William Yurcik , Hugh Osborne , Mark A. Holliday, Teaching computer organization/architecture with limited resources using simulators, ACM SIGCSE Bulletin, v.34 n.1, March 2002
Tohru Ishihara , Hiroto Yasuura, A power reduction technique with object code merging for application specific embedded processors, Proceedings of the conference on Design, automation and test in Europe, p.617-623, March 27-30, 2000, Paris, France
Saugata Chatterjee , Chris Weaver , Todd Austin, Efficient checker processor design, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.87-97, December 2000, Monterey, California, United States
Chuck Siska, A processor desription language supporting retargetable multi-pipeline DSP program development tools, Proceedings of the 11th international symposium on System synthesis, p.31-36, December 02-04, 1998, Hsinchu, Taiwan, China
Navid Azizi , Andreas Moshovos , Farid N. Najm, Low-leakage asymmetric-cell SRAM, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
M. Miranda , C. Ghez , C. Kulkarni , F. Catthoor , D. Verkest, Systematic speed-power memory data-layout exploration for cache controlled embedded multimedia applications, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
Mazen A. R. Saghir , Paul Chow , Corinna G. Lee, Exploiting dual data-memory banks in digital signal processors, ACM SIGPLAN Notices, v.31 n.9, p.234-243, Sept. 1996
Yanbing Li , Wayne H. Wolf, Hardware/software co-synthesis with memory hierarchies, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Rolf Ernst, Codesign of embedded systems: status and trends, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Jih-Kwon Peir , Windsor W. Hsu , Honesty Young , Shauchi Ong, Improving cache performance with balanced tag and data paths, ACM SIGPLAN Notices, v.31 n.9, p.268-278, Sept. 1996
Yao-Wen Chang , Kai Zhu , Guang-Ming Wu , D. F. Wong , C. K. Wong, Analysis of FPGA/FPIC switch modules, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.1, p.11-37, January 2003
Luca Benini , Alberto Macii , Massimo Poncino, A recursive algorithm for low-power memory partitioning, Proceedings of the 2000 international symposium on Low power electronics and design, p.78-83, July 25-27, 2000, Rapallo, Italy
Dave Dunning , Greg Regnier , Gary McAlpine , Don Cameron , Bill Shubert , Frank Berry , Anne Marie Merritt , Ed Gronke , Chris Dodd, The Virtual Interface Architecture, IEEE Micro, v.18 n.2, p.66-76, March 1998
Karel Driesen , Urs Hölzle, The direct cost of virtual function calls in C++, ACM SIGPLAN Notices, v.31 n.10, p.306-323, Oct. 1996
Yan Solihin , Vinh Lam , Josep Torrellas, Scal-Tool: pinpointing and quantifying scalability bottlenecks in DSM multiprocessors, Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM), p.17-es, November 14-19, 1999, Portland, Oregon, United States
Zhao Zhang , Xiaodong Zhang, Cache-optimal methods for bit-reversals, Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM), p.26-es, November 14-19, 1999, Portland, Oregon, United States
Miroslav N. Velev , Randal E. Bryant, Effective use of boolean satisfiability procedures in the formal verification of superscalar and VLIW, Proceedings of the 38th conference on Design automation, p.226-231, June 2001, Las Vegas, Nevada, United States
C. Rust , F. Stappert , P. Altenbernd , J. Tacken, From high-level specifications down to software implementations of parallel embedded real-time systems, Proceedings of the conference on Design, automation and test in Europe, p.686-691, March 27-30, 2000, Paris, France
M. Ward , N. C. Audsley, Hardware compilation of sequential ada, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
Joseph A. Driscoll , Ralph M. Butler , Joelle M. Key, A virtual machine environment for teaching the development of system software, Proceedings of the 42nd annual Southeast regional conference, April 02-03, 2004, Huntsville, Alabama
Jesús Sánchez , Antonio González, A locality sensitive multi-module cache with explicit management, Proceedings of the 13th international conference on Supercomputing, p.51-59, June 20-25, 1999, Rhodes, Greece
Basem A. Nayfeh , Lance Hammond , Kunle Olukotun, Evaluation of design alternatives for a multiprocessor microprocessor, ACM SIGARCH Computer Architecture News, v.24 n.2, p.67-77, May 1996
Sergey Berezin , Edmund Clarke , Armin Biere , Yunshan Zhu, Verification of Out-Of-Order Processor Designs Using Model Checking and a Light-Weight Completion Function, Formal Methods in System Design, v.20 n.2, p.159-186, March 2002
Jun Sawada , Warren A. Hunt, Jr., Verification of FM9801: An Out-of-Order Microprocessor Model with Speculative Execution, Exceptions, and Program-Modifying Capability, Formal Methods in System Design, v.20 n.2, p.187-222, March 2002
Bingsheng He , Qiong Luo, Cache-oblivious nested-loop joins, Proceedings of the 15th ACM international conference on Information and knowledge management, November 06-11, 2006, Arlington, Virginia, USA
Michael Greenwald, Two-handed emulation: how to build non-blocking implementations of complex data-structures using DCAS, Proceedings of the twenty-first annual symposium on Principles of distributed computing, July 21-24, 2002, Monterey, California
José F. Martínez , Josep Torrellas, Speculative synchronization: applying thread-level speculation to explicitly parallel applications, ACM SIGOPS Operating Systems Review, v.36 n.5, December 2002
Christoforos E. Kozyrakis , David A. Patterson, A New Direction for Computer Architecture Research, Computer, v.31 n.11, p.24-32, November 1998
M. Kandemir , J. Ramanujam , A. Choudhary , P. Banerjee, A Layout-Conscious Iteration Space Transformation Technique, IEEE Transactions on Computers, v.50 n.12, p.1321-1336, December 2001
Walfredo Cirne , Francine Berman, Using moldability to improve the performance of supercomputer jobs, Journal of Parallel and Distributed Computing, v.62 n.10, p.1571-1601, October 2002
Constantinos Dovrolis , Brad Thayer , Parameswaran Ramanathan, HIP: hybrid interrupt-polling for the network interface, ACM SIGOPS Operating Systems Review, v.35 n.4, p.50-60, October 2001
Stuart Sechrest , Chih-Chieh Lee , Trevor Mudge, Correlation and aliasing in dynamic branch predictors, ACM SIGARCH Computer Architecture News, v.24 n.2, p.22-32, May 1996
M. Sami , D. Sciuto , C. Silvano , V. Zaccaria, Instruction-level power estimation for embedded VLIW cores, Proceedings of the eighth international workshop on Hardware/software codesign, p.34-38, May 2000, San Diego, California, United States
Oren Avissar , Rajeev Barua , Dave Stewart, Heterogeneous memory management for embedded systems, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
Jorge E. Carrillo , Paul Chow, The effect of reconfigurable units in superscalar processors, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.141-150, February 2001, Monterey, California, United States
J. Bradley Chen , Brian N. Bershad, The impact of operating system structure on memory system performance, ACM SIGOPS Operating Systems Review, v.27 n.5, p.120-133, Dec. 1993
Christian Weiß , Wolfgang Karl , Markus Kowarschik , Ulrich Rüde, Memory characteristics of iterative methods, Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM), p.31-es, November 14-19, 1999, Portland, Oregon, United States
Uzi Vishkin, Can parallel algorithms enhance serial implementation?, Communications of the ACM, v.39 n.9, p.88-91, Sept. 1996
John G. Cleary , J. A. David McWha , Murray Pearson, Timestamp representations for virtual sequences, ACM SIGSIM Simulation Digest, v.27 n.1, p.98-105, July 1997
John Bunda , Don Fussell , W. C. Athas , Roy Jenevein, 16-bit vs. 32-bit instructions for pipelined microprocessors, ACM SIGARCH Computer Architecture News, v.21 n.2, p.237-246, May 1993
Mostafa I. Soliman , Stanislav G. Sedukhin, Trident: a scalable architecture for scalar, vector, and matrix operations, Australian Computer Science Communications, v.24 n.3, p.91-99, January-February 2002
Oren Avissar , Rajeev Barua , Dave Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.6-26, November 2002
T. Okuma , H. Tomiyama , A. Inoue , E. Fajar , H. Yasuura, Instruction encoding techniques for area minimization of instruction ROM, Proceedings of the 11th international symposium on System synthesis, p.125-130, December 02-04, 1998, Hsinchu, Taiwan, China
Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Synthesis of application-specific memories for power optimization in embedded systems, Proceedings of the 37th conference on Design automation, p.300-303, June 05-09, 2000, Los Angeles, California, United States
Rumi Zahir , Jonathan Ross , Dale Morris , Drew Hess, OS and compiler considerations in the design of the IA-64 architecture, ACM SIGOPS Operating Systems Review, v.34 n.5, p.212-221, Dec. 2000
Srilatha Manne , Dirk Grunwald , Fabio Somenzi, Remembrance of things past: locality and memory in BDDs, Proceedings of the 34th annual conference on Design automation, p.196-201, June 09-13, 1997, Anaheim, California, United States
Takanori Okuma , Yun Cao , Masanori Muroyama , Hiroto Yasuura, Reducing access energy of on-chip data memory considering active data bitwidth, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
Trung A. Diep , John P. Shen , Mike Phillip, EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors, Proceedings of the 26th annual international symposium on Microarchitecture, p.225-235, December 01-03, 1993, Austin, Texas, United States
Rakesh Barve , Phillip B. Gibbons , Bruce K. Hillyer , Yossi Matias , Elizabeth Shriver , Jeffrey Scott Vitter, Round-like behavior in multiple disks on a bus, Proceedings of the sixth workshop on I/O in parallel and distributed systems, p.1-9, May 05-05, 1999, Atlanta, Georgia, United States
Amr El-Kadi, Viewpoint: stop that divorce!, Communications of the ACM, v.42 n.12, p.27-28, Dec. 1999
Chingren Lee , Jenq Kuen Lee , Tingting Hwang , Shi-Chun Tsai, Compiler optimization on VLIW instruction scheduling for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.252-268, April 2003
Kent Wilken , Jack Liu , Mark Heffernan, Optimal instruction scheduling using integer programming, ACM SIGPLAN Notices, v.35 n.5, p.121-133, May 2000
G. Beltrame , C. Brandolese , W. Fornaciari , F. Salice , D. Sciuto , V. Trianni, Modeling assembly instruction timing in superscalar architectures, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
Tulika Mitra , Abhik Roychoudhury , Xianfeng Li, Timing analysis of embedded software for speculative processors, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
Corinna G. Lee , Mark G. Stoodley, Simple vector microprocessors for multimedia applications, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.25-36, November 1998, Dallas, Texas, United States
Richard A. Hankins , Jignesh M. Patel, Effect of node size on the performance of cache-conscious B+-trees, ACM SIGMETRICS Performance Evaluation Review, v.31 n.1, June 2003
Uzi Vishkin, From algorithm parallelism to instruction-level parallelism: an encode-decode chain using prefix-sum, Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures, p.260-271, June 23-25, 1997, Newport, Rhode Island, United States
Randal E. Bryant , Miroslav N. Velev, Boolean satisfiability with transitivity constraints, ACM Transactions on Computational Logic (TOCL), v.3 n.4, p.604-627, October 2002
Haifeng Yu , Amin Vahdat, Design and evaluation of a conit-based continuous consistency model for replicated services, ACM Transactions on Computer Systems (TOCS), v.20 n.3, p.239-282, August 2002
James K. Huggins , David Van Campenhout, Specification and verification of pipelining in the ARM2 RISC microprocessor, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.4, p.563-580, Oct. 1998
William C. Kreahling , Cindy Norris, Profile assisted register allocation, Proceedings of the 2000 ACM symposium on Applied computing, p.774-781, March 2000, Como, Italy
Uzi Vishkin , Shlomit Dascal , Efraim Berkovich , Joseph Nuzman, Explicit multi-threading (XMT) bridging models for instruction parallelism (extended abstract), Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures, p.140-151, June 28-July 02, 1998, Puerto Vallarta, Mexico
Nikolaos Bellas , Ibrahim Hajj , Constantine Polychronopoulos, Using dynamic cache management techniques to reduce energy in a high-performance processor, Proceedings of the 1999 international symposium on Low power electronics and design, p.64-69, August 16-17, 1999, San Diego, California, United States
Jeffrey A. Jacob , Paul Chow, Memory interfacing and instruction specification for reconfigurable processors, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.145-154, February 21-23, 1999, Monterey, California, United States
Daniel Kroening , Wolfgang J. Paul, Automated pipeline design, Proceedings of the 38th conference on Design automation, p.810-815, June 2001, Las Vegas, Nevada, United States
K. Scott , N. Kumar , S. Velusamy , B. Childers , J. W. Davidson , M. L. Soffa, Retargetable and reconfigurable software dynamic translation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Shuo Chen , Jun Xu , Zbigniew Kalbarczyk , Ravishankar K. Iyer , Keith Whisnant, Modeling and evaluating the security threats of transient errors in firewall software, Performance Evaluation, v.56 n.1-4, p.53-72, March 2004
G. Beltrame , C. Brandolese , W. Fornaciari , F. Salice , D. Sciuto , V. Trianni, An assembly-level execution-time model for pipelined architectures, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Kunle Olukotun , Trevor N. Mudge , Richard B. Brown, Multilevel Optimization of Pipelined Caches, IEEE Transactions on Computers, v.46 n.10, p.1093-1102, October 1997
Lode Nachtergaele , Toon Gijbels , Jan Bormans , Francky Catthoor , Ivo Bolsens, Power and Speed-Efficient Code Transformation of Video Compression Algorithms for RISC Processors, Journal of VLSI Signal Processing Systems, v.27 n.1-2, p.161-169, Feb. 2001
Peter Petrov , Alex Orailoglu, Energy frugal tags in reprogrammable I-caches for application-specific embedded processors, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
Peter Vanbroekhoven , Gerda Janssens , Maurice Bruynooghe , Henk Corporaal , Francky Catthoor, Advanced copy propagation for arrays, ACM SIGPLAN Notices, v.38 n.7, July 2003
Francisco Barat , Rudy Lauwereins , Geert Deconinck, Reconfigurable Instruction Set Processors from a Hardware/Software Perspective, IEEE Transactions on Software Engineering, v.28 n.9, p.847-862, September 2002
Ratan Nalumasu , Ganesh Gopalakrishnan, Deriving Efficient Cache Coherence Protocols Through Refinement, Formal Methods in System Design, v.20 n.1, p.107-125, January 2002
Prasenjit Biswas , Atsushi Hasegawa , Srinivas Mandaville , Mark Debbage , Andy Sturges , Fumio Arakawa , Yasuhiko Saito , Kunio Uchiyama, SH-5: The 64-Bit SuperH Architecture, IEEE Micro, v.20 n.4, p.28-39, July 2000
Pradip Bose , Thomas M. Conte, Performance Analysis and Its Impact on Design, Computer, v.31 n.5, p.41-49, May 1998
Edwin J. Tan , Wendi B. Heinzelman, DSP architectures: past, present and futures, ACM SIGARCH Computer Architecture News, v.31 n.3, June 2003
Qingfeng Zhuge , Bin Xiao , Edwin H.-M. Sha, Code size reduction technique and implementation for software-pipelined DSP applications, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.4, p.590-613, November 2003
G. Palermo , M. Sam , C. Silvan , V. Zaccari , R. Zafalo, Branch prediction techniques for low-power VLIW processors, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
Manuel J. Fernández-Iglesias , Francisco J. González-Castaño , Martín Llamas-Nistal , Jose M. Pousada-Carballo , Javier Vales-Alonso, On the application of formal description techniques to the design of interception systems for GSM mobile terminals, Journal of Systems and Software, v.60 n.1, p.51-58, 15 January 2002
Chidamber Kulkarni , Koen Danckaert , Francky Catthoor , Manish Gupta, Interaction between parallel compilation and data transfer and storage cost minimization for multimedia applications, Practical parallel computing, Nova Science Publishers, Inc., Commack, NY, 2001
Xianfeng Li , Tulika Mitra , Abhik Roychoudhury, Accurate timing analysis by modeling caches, speculation and their interaction, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
Andrei Z. Broder , Marc Najork , Janet L. Wiener, Efficient URL caching for world wide web crawling, Proceedings of the 12th international conference on World Wide Web, May 20-24, 2003, Budapest, Hungary
Kamen Yotov , Xiaoming Li , Gang Ren , Michael Cibulskis , Gerald DeJong , Maria Garzaran , David Padua , Keshav Pingali , Paul Stodghill , Peng Wu, A comparison of empirical and model-driven optimization, ACM SIGPLAN Notices, v.38 n.5, May 2003
Nghi Nguyen , Angel Dominguez , Rajeev Barua, Memory allocation for embedded systems with a compile-time-unknown scratch-pad size, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
Achim Nohl , Volker Greive , Gunnar Braun , Andreas Andreas , Rainer Leupers , Oliver Schliebusch , Heinrich Meyr, Instruction encoding synthesis for architecture exploration using hierarchical processor models, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
Frederik Vermeulen , Francky Catthoor , Lode Nachtergaele , Diederik Verkest , Hugo De Man, Power-efficient flexible processor architecture for embedded applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.376-385, June 2003
Chunrong Lai , Shih-Lien Lu , Yurong Chen , Trista Chen, Improving branch prediction accuracy with parallel conservative correctors, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy
Kimmo Kuusilinna , Jarno Tanskanen , Timo Hämäläinen , Jarkko Niittylahti, Configurable parallel memory architecture for multimedia computers, Journal of Systems Architecture: the EUROMICRO Journal, v.47 n.14-15, p.1089-1115, August 2002
David A. Patterson, Computer science education in the 21st century, Communications of the ACM, v.49 n.3, March 2006
S. Krishnaprasad, Uses and abuses of Amdahl's law, Journal of Computing Sciences in Colleges, v.17 n.2, p.288-293, December 2001
Naila Rahman , Rajeev Raman, Adapting Radix Sort to the Memory Hierarchy, Journal of Experimental Algorithmics (JEA), 6, p.7-es, 2001
Chris Stolte , Robert Bosch , Pat Hanrahan , Mendel Rosenblum, Visualizing Application Behavior on Superscalar Processors, Proceedings of the 1999 IEEE Symposium on Information Visualization, p.10, October 24-29, 1999
Tun Li , Dan Zhu , Lei Liang , Yang Guo , SiKun Li, Automatic functional test program generation for microprocessor verification, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
David Flynn, AMBA: Enabling Reusable On-Chip Designs, IEEE Micro, v.17 n.4, p.20-27, July 1997
Vincenzo Liberatore, Caching and Scheduling for Broadcast Disk Systems, Journal of Experimental Algorithmics (JEA), 6, p.5-es, 2001
Mansur H. Samadzadeh , Loai E. Garalnabi, Hardware/Software Cost Analysis of Interrupt Processing Strategies, IEEE Micro, v.21 n.3, p.69-76, May 2001
Jinwoo Suh , Eun-Gyu Kim , Stephen P. Crago , Lakshmi Srinivasan , Matthew C. French, A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
Ronnie E. King , Robert F. Roggio , J. Gray Killinger, Programming skills for a changing world: back to the basics, Journal of Computing Sciences in Colleges, v.19 n.3, p.249-257, January 2004
Jung-Yup Kang , Jean-Luc Gaudiot, A Simple High-Speed Multiplier Design, IEEE Transactions on Computers, v.55 n.10, p.1253-1258, October 2006
Chung-Ho Chen , Feng-Fu Lin, An Easy-to-Use Approach for Practical Bus-Based System Design, IEEE Transactions on Computers, v.48 n.8, p.780-793, August 1999
Minghui Yang , Gang-Ryung Uh , David B. Whalley, Efficient and effective branch reordering using profile data, ACM Transactions on Programming Languages and Systems (TOPLAS), v.24 n.6, p.667-697, November 2002
Tao Li , Lizy Kurian John, Routine based OS-aware microprocessor resource adaptation for run-time operating system power saving, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
Andreas Moshovos, Checkpointing alternatives for high performance, power-aware processors, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
Navid Azizi , Farid N. Najm , Andreas Moshovos, Low-leakage asymmetric-cell SRAM, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.701-715, August 2003
Yen-Jen Chang , Shanq-Jang Ruan , Feipei Lai, Design and analysis of low-power cache using two-level filter scheme, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.568-580, August 2003
Peter Grun , Ashok Halambi , Nikil Dutt , Alex Nicolau, RTGEN: an algorithm for automatic generation of reservation tables from architectural descriptions, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.731-737, August 2003
Thomas L. Martin , Daniel P. Siewiorek , Asim Smailagic , Matthew Bosworth , Matthew Ettus , Jolin Warren, A case study of a system-level approach to power-aware computing, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.3, p.255-276, August 2003
James R. McCombs , Andreas Stathopoulos, Parallel, multigrain iterative solvers for hiding network latencies on MPPs and networks of clusters, Parallel Computing, v.29 n.9, p.1237-1259, September 2003
Nancy Tran , Daniel A. Reed, Automatic ARIMA Time Series Modeling for Adaptive I/O Prefetching, IEEE Transactions on Parallel and Distributed Systems, v.15 n.4, p.362-377, April 2004
Yong Yan , Xiaodong Zhang, Profit-Effective Parallel Computing, IEEE Concurrency, v.7 n.2, p.65-69, April 1999
G. Campobello , G. Patané , M. Russo, Hardware for multiconnected networks: the design flow, Information Sciences—Informatics and Computer Science: An International Journal, v.158 n.1, p.149-172, January 2004
Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA
Nihar R. Mahapatra , Balakrishna Venkatrao, The processor-memory bottleneck: problems and solutions, Crossroads, v.5 n.3es, Spring 1999
Park Jung-Wook , Kim Cheong-Ghil , Lee Jung-Hoon , Kim Shin-Dug, An energy efficient cache memory architecture for embedded systems, Proceedings of the 2004 ACM symposium on Applied computing, March 14-17, 2004, Nicosia, Cyprus
Haleh Najafzadeh , Seth Chaiken, Validated observation and reporting of microscopic performance using Pentium II counter facilities, ACM SIGSOFT Software Engineering Notes, v.29 n.1, January 2004
W. Hsu , A. J. Smith, Characteristics of I/O traffic in personal computer and server workloads, IBM Systems Journal, v.42 n.2, p.347-372, April 2003
Daniel R. Kerns , Susan J. Eggers, Balanced scheduling: instruction scheduling when memory latency is uncertain, ACM SIGPLAN Notices, v.39 n.4, April 2004
André K. Nieuwland , Richard P. Kleihorst, IC Cost Reduction by Applying Embedded Fault Tolerance for Soft Errors, Journal of Electronic Testing: Theory and Applications, v.20 n.5, p.533-542, October 2004
Roger D. Chamberlain , Mark A. Franklin , Ch'ng Shi Baw, Gemini: An Optical Interconnection Network for Parallel Processing, IEEE Transactions on Parallel and Distributed Systems, v.13 n.10, p.1038-1055, October 2002
Hiroyuki Tomiyama , Hiroto Yasuura, Code placement techniques for cache miss rate reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.4, p.410-429, Oct. 1997
Matteo Frigo , Victor Luchangco, Computation-centric memory models, Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures, p.240-249, June 28-July 02, 1998, Puerto Vallarta, Mexico
Seongwoo Kim , Arun K. Somani, Area efficient architectures for information integrity in cache memories, ACM SIGARCH Computer Architecture News, v.27 n.2, p.246-255, May 1999
Diomidis Spinellis, Reflection as a mechanism for software integrity verification, ACM Transactions on Information and System Security (TISSEC), v.3 n.1, p.51-62, Feb. 2000
Santiago Rodríguez de la Fuente , M. Isabel García Clemente , Rafael Méndez Cavanillas, Teaching computer architecture with a new superscalar processor emulator, ACM SIGCSE Bulletin, v.31 n.3, p.99-102, Sept. 1999
Ole Agesen , David L. Detlefs , Christine H. Flood , Alexander T. Garthwaite , Paul A. Martin , Nir N. Shavit , Guy L. Steele, Jr., DCAS-based concurrent deques, Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures, p.137-146, July 09-13, 2000, Bar Harbor, Maine, United States
Kazuyoshi Kohno , Nobu Matsumoto, A new verification methodology for complex pipeline behavior, Proceedings of the 38th conference on Design automation, p.816-821, June 2001, Las Vegas, Nevada, United States
Kenneth M. Wilson , Kunle Olukotun, High Bandwidth On-Chip Cache Design, IEEE Transactions on Computers, v.50 n.4, p.292-307, April 2001
V. Carl Hamacher , Hong Jiang, Hierarchical Ring Network Configuration and Performance Modeling, IEEE Transactions on Computers, v.50 n.1, p.1-12, January 2001
James C. Hoe , Arvind, Synthesis of operation-centric hardware descriptions, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Prabuddha Biswas, Issues in cache management algorithms for commercial software systems, Proceedings of the 1st international workshop on Software and performance, p.76-77, October 12-16, 1998, Santa Fe, New Mexico, United States
John Aycock, A brief history of just-in-time, ACM Computing Surveys (CSUR), v.35 n.2, p.97-113, June 2003
Umesh Krishnaswamy , Isaac D. Scherson, A Framework for Computer Performance Evaluation Using Benchmark Sets, IEEE Transactions on Computers, v.49 n.12, p.1325-1338, December 2000
Jun Rao , Kenneth A. Ross, Making B+- trees cache conscious in main memory, ACM SIGMOD Record, v.29 n.2, p.475-486, June 2000
Fernando Moraes , Ney Calazans , Aline Mello , Leandro Möller , Luciano Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, v.38 n.1, p.69-93, October 2004
Karel Driesen , Urs Hölzle, The cascaded predictor: economical and adaptive branch target prediction, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.249-258, November 1998, Dallas, Texas, United States
Kihong Kim , Sang K. Cha , Keunjoo Kwon, Optimizing multidimensional index trees for main memory access, ACM SIGMOD Record, v.30 n.2, p.139-150, June 2001
Mir Azam , Paul Franzon , Wentai Liu, Low power data processing by elimination of redundant computations, Proceedings of the 1997 international symposium on Low power electronics and design, p.259-264, August 18-20, 1997, Monterey, California, United States
Tilman Glökler , Andreas Hoffmann , Heinrich Meyr, Methodical Low-Power ASIP Design Space Exploration, Journal of VLSI Signal Processing Systems, v.33 n.3, p.229-246, March 2003
Walfredo Cirne , Francine Berman, When the Herd Is Smart: Aggregate Behavior in the Selection of Job Request, IEEE Transactions on Parallel and Distributed Systems, v.14 n.2, p.181-192, February 2003
Mahesh N. Mamidipaka , Daniel S. Hirschberg , Nikil D. Dutt, Adaptive low-power address encoding techniques using self-organizing lists, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.827-834, October 2003
Prabhakar Raghavan , Hadas Shachnai , Mira Yaniv, Dynamic schemes for speculative execution of code, Performance Evaluation, v.53 n.2, p.125-142, July 2003
Bradford J. Rodriguez, A minimal TTL processor for architecture exploration, Proceedings of the 1994 ACM symposium on Applied computing, p.338-340, March 06-08, 1994, Phoenix, Arizona, United States
Xiaowei Shen , Arvind , Larry Rudolph, Commit-reconcile & fences (CRF): a new memory model for architects and compiler writers, ACM SIGARCH Computer Architecture News, v.27 n.2, p.150-161, May 1999
Dan Ernst , Todd Austin, Efficient dynamic scheduling through tag elimination, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
Barry Fagin, Partial Resolution in Branch Target Buffers, IEEE Transactions on Computers, v.46 n.10, p.1142-1145, October 1997
Yi Zhang , Steve Haga , Rajeev Barua, Execution History Guided Instruction Prefetching, The Journal of Supercomputing, v.27 n.2, p.129-147, February 2004
Michael J. Schulte , Pablo I. Balzola , Ahmet Akkas , Robert W. Brocato, Integer Multiplication with Overflow Detection or Saturation, IEEE Transactions on Computers, v.49 n.7, p.681-691, July 2000
Luis A. Montalvo , Keshab K. Parhi , Alain Guyot, New Svoboda-Tung Division, IEEE Transactions on Computers, v.47 n.9, p.1014-1020, September 1998
Quinn O. Snell , John L. Gustafson, An analytical model of the HINT performance metric, Proceedings of the 1996 ACM/IEEE conference on Supercomputing (CDROM), p.19-es, January 01-01, 1996, Pittsburgh, Pennsylvania, United States
Chung-hsing Hsu , Ulrich Kremer, A Quantitative Analysis of Tile Size Selection Algorithms, The Journal of Supercomputing, v.27 n.3, p.279-294, March 2004
Jirada Kuntraruk , William M. Pottenger , Andrew M. Ross, Application Resource Requirement Estimation in a Parallel-Pipeline Model of Execution, IEEE Transactions on Parallel and Distributed Systems, v.16 n.12, p.1154-1165, December 2005
Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation, IEEE Design & Test, v.17 n.2, p.74-85, April 2000
Jun Xu , Mukesh Singhal, Cost-Effective Flow Table Designs for High-Speed Routers: Architecture and Performance Evaluation, IEEE Transactions on Computers, v.51 n.9, p.1089-1099, September 2002
Kylie Williams , Robert Esser, Verification of the Futurebus+ cache coherence protocol: a case study in model checking, Proceedings of the 27th Australasian conference on Computer science, p.65-71, January 01, 2004, Dunedin, New Zealand
Christian Panis , Ulrich Hirnschrott , Gunther Laure , Wolfgang Lazian , Jari Nurmi, DSPxPlore: design space exploration methodology for an embedded DSP core, Proceedings of the 2004 ACM symposium on Applied computing, March 14-17, 2004, Nicosia, Cyprus
Dmitry Cheresiz , Ben Juurlink , Stamatis Vassiliadis , Harry A. G. Wijshoff, Implementation of a streaming execution unit, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.12-15, p.599-617, December 2003
Manfred Glesner , Thomas Hollstein , Leandro Soares Indrusiak , Peter Zipf , Thilo Pionteck , Mihail Petrov , Heiko Zimmer , Tudor Murgan, Reconfigurable platforms for ubiquitous computing, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
Meilin Liu , Qingfeng Zhuge , Zili Shao , Edwin H.-M. Sha, General loop fusion technique for nested loops considering timing and code size, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA
Jovan Djordjevic , Aleksandar Milenkovic , Nenad Grbanovic, An Integrated Environment for Teaching Computer Architecture, IEEE Micro, v.20 n.3, p.66-74, May 2000
Jovan Djordjevic , Aleksandar Milenkovic , Nenad Grbanovic, An Integrated Environment for Teaching Computer Architecture, IEEE Micro, v.20 n.3, p.66-74, May 2000
N. P. Manoj , K. V. Manjunath , R. Govindarajan, CAS-DSM: a compiler assisted software distributed shared memory, International Journal of Parallel Programming, v.32 n.2, p.77-122, April 2004
F. Corno , G. Cumani , M. Sonza Reorda , G. Squillero, Automatic test program generation for pipelined processors, Proceedings of the 2003 ACM symposium on Applied computing, March 09-12, 2003, Melbourne, Florida
F. Corno , E. Sanchez , M. Sonza Reorda , G. Squillero, Code Generation for Functional Validation of Pipelined Microprocessors, Journal of Electronic Testing: Theory and Applications, v.20 n.3, p.269-278, June 2004
Sangsoo Park , Yonghee Lee , Heonshik Shin, An experimental analysis of the effect of the operating system on memory performance in embedded multimedia computing, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy
Daniel C. Hyde, Teaching Design in a Computer Architecture Course, IEEE Micro, v.20 n.3, p.23-28, May 2000
Jaehwan John Lee , Vincent John Mooney, III, A novel O(n) parallel banker's algorithm for System-on-a-Chip, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau , Francky Catthoor , Arnout Vandecappelle , Erik Brockmeyer , Chidamber Kulkarni , Eddy De Greef, Data Memory Organization and Optimizations in Application-Specific Systems, IEEE Design & Test, v.18 n.3, p.56-68, May 2001
Jaehwan Lee , Vincent John Mooney, III, A novel deadlock avoidance algorithm and its hardware implementation, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
Lan Wang , Stephan Olariu, A Two-Zone Hybrid Routing Protocol for Mobile Ad Hoc Networks, IEEE Transactions on Parallel and Distributed Systems, v.15 n.12, p.1105-1116, December 2004
W. W. Hsu , A. Jay Smith , H. C. Young, Characteristics of production database workloads and the TPC benchmarks, IBM Systems Journal, v.40 n.3, p.781-802, March 2001
Lance Hammond , Basem A. Nayfeh , Kunle Olukotun, A Single-Chip Multiprocessor, Computer, v.30 n.9, p.79-85, September 1997
Chris H. Q. Ding, An Optimal Index Reshuffle Algorithm for Multidimensional Arrays and Its Applications for Parallel Architectures, IEEE Transactions on Parallel and Distributed Systems, v.12 n.3, p.306-315, March 2001
J. C. Moure , Dolores I. Rexachs , Emilio Luque, The KScalar simulator, Journal on Educational Resources in Computing (JERIC), v.2 n.1, p.73-116, March 2002
Yonghong Song , Rong Xu , Cheng Wang , Zhiyuan Li, Improving Data Locality by Array Contraction, IEEE Transactions on Computers, v.53 n.9, p.1073-1084, September 2004
Guang-Ming Wu , Yao-Wen Chang, Quasi-Universal Switch Matrices for FPD Design, IEEE Transactions on Computers, v.48 n.10, p.1107-1122, October 1999
Xing Du , Xiaodong Zhang , Zhichun Zhu, Memory Hierarchy Considerations for Cost-Effective Cluster Computing, IEEE Transactions on Computers, v.49 n.9, p.915-933, September 2000
Zhiyuan Li , Yonghong Song, Automatic tiling of iterative stencil loops, ACM Transactions on Programming Languages and Systems (TOPLAS), v.26 n.6, p.975-1028, November 2004
C. Kulkarni , D. Moolenaar , L. Nachtergaele , F. Catthoor , H. De Man, System-Level Energy-Delay Exploration for Multimedia Applications on Embedded Cores with Hardware Cache, Journal of VLSI Signal Processing Systems, v.22 n.1, p.45-57, Aug. 1999
Chang-Gun Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of Cache-Related Preemption Delay in Fixed-Priority Preemptive Scheduling, IEEE Transactions on Computers, v.47 n.6, p.700-713, June 1998
Michael J. Flynn , Patrick Hung , Armita Peymandoust, Using Simple Tools to Evaluate Complex Architectural Trade-offs, IEEE Micro, v.20 n.4, p.67-75, July 2000
Alan Charlesworth , Nicholas Aneshansley , Mark Haakmeester , Dan Drogichen , Gary Gilbert , Ricki Williams , Andrew Phelps, The Starfire SMP interconnect, Proceedings of the 1997 ACM/IEEE conference on Supercomputing (CDROM), p.1-20, November 15-21, 1997, San Jose, CA
Hamid Reza Zarandi , Hamid Sarbazi-Azad, Hierarchical Binary Set Partitioning in Cache Memories, The Journal of Supercomputing, v.31 n.2, p.185-202, December 2004
Peter Sanders, Fast priority queues for cached memory, Journal of Experimental Algorithmics (JEA), 5, p.7-es, 2000
Yen-Jen Chang , Feipei Lai , Chia-Lin Yang, Zero-aware asymmetric SRAM cell for reducing cache power in writing zero, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.8, p.827-836, August 2004
K. Brifault , H. P. Charles, Data cache management on EPIC architecture: optimizing memory access for image processing, ACM SIGARCH Computer Architecture News, v.32 n.3, p.35-42, June 2004
Jesper Bojesen , Jyrki Katajainen , Maz Spork, Performance engineering case study: heap construction, Journal of Experimental Algorithmics (JEA), 5, p.15-es, 2000
Nigel Topham , Antonio González, Randomized Cache Placement for Eliminating Conflicts, IEEE Transactions on Computers, v.48 n.2, p.185-192, February 1999
Nahmsuk Oh , Subhasish Mitra , Edward J. McCluskey, ED4I: Error Detection by Diverse Data and Duplicated Instructions, IEEE Transactions on Computers, v.51 n.2, p.180-199, February 2002
Nitin H. Vaidya, A Case for Two-Level Recovery Schemes, IEEE Transactions on Computers, v.47 n.6, p.656-666, June 1998
Oswaldo Cadenas , Graham Megson, A clocking technique for FPGA pipelined designs, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.11, p.687-696, November 2004
Oliver Temam, An Algorithm for Optimally Exploiting Spatial and Temporal Locality in Upper Memory Levels, IEEE Transactions on Computers, v.48 n.2, p.150-158, February 1999
Naila Rahman , Rajeev Raman, Analysing cache effects in distribution sorting, Journal of Experimental Algorithmics (JEA), 5, p.14-es, 2000
Alain Darte , Guillaume Huard, Loop Shifting for Loop Compaction, International Journal of Parallel Programming, v.28 n.5, p.499-534, Oct. 2000
Cristina Hristea , Daniel Lenoski , John Keen, Measuring memory hierarchy performance of cache-coherent multiprocessors using micro benchmarks, Proceedings of the 1997 ACM/IEEE conference on Supercomputing (CDROM), p.1-12, November 15-21, 1997, San Jose, CA
Hantak Kwak , Ben Lee , Ali R. Hurson , Suk-Han Yoon , Woo-Jong Hahn, Effects of Multithreading on Cache Performance, IEEE Transactions on Computers, v.48 n.2, p.176-184, February 1999
H. Sarojadevi , S. K. Nandy , S. Balakrishnan, On the correctness of program execution when cache coherence is maintained locally at data-sharing boundaries in distributed shared memory multiprocessors, International Journal of Parallel Programming, v.32 n.5, p.415-446, October 2004
Weng-Long Chang , Chih-Ping Chu , Jia-Hwa Wu, Communication-Free Alignment for Array References with Linear Subscripts in Three Loop Index Variables or Quadratic Subscripts, The Journal of Supercomputing, v.20 n.1, p.67-83, August 2001
Alan Clements, The Undergraduate Curriculum in Computer Architecture, IEEE Micro, v.20 n.3, p.13-22, May 2000
Vinodh Cuppu , Bruce Jacob , Brian Davis , Trevor Mudge, High-Performance DRAMs in Workstation Environments, IEEE Transactions on Computers, v.50 n.11, p.1133-1153, November 2001
Manish Verma , Lars Wehmeyer , Peter Marwedel, Dynamic overlay of scratchpad memory for energy minimization, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
Donglok Kim , Ravi Managuli , Yongmin Kim, Data Cache and Direct Memory Access in Programming Mediaprocessors, IEEE Micro, v.21 n.4, p.33-42, July 2001
Guang R. Gao , Vivek Sarkar, Location Consistency-A New Memory Model and Cache Consistency Protocol, IEEE Transactions on Computers, v.49 n.8, p.798-813, August 2000
Cheng-Zhong Xu , Vipin Chaudhary, Time Stamp Algorithms for Runtime Parallelization of DOACROSS Loops with Dynamic Dependences, IEEE Transactions on Parallel and Distributed Systems, v.12 n.5, p.433-450, May 2001
Jose Fridman , Zvi Greenfield, The TigerSHARC DSP Architecture, IEEE Micro, v.20 n.1, p.66-76, January 2000
Rajiv Wickremesinghe , Lars Arge , Jeffrey S. Chase , Jeffrey Scott Vitter, Efficient sorting using registers and caches, Journal of Experimental Algorithmics (JEA), 7, p.9, 2002
Jian-xiong Dong , Adam Krzyzak , Ching Y. Suen, Fast SVM Training Algorithm with Decomposition on Very Large Data Sets, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.27 n.4, p.603-618, April 2005
M. Tyler Maxwell , Kirk W. Cameron, Optimizing application performance: a case study using LMbench, Crossroads, v.8 n.5, p.3-3, Late summer 2002
José Miguel , Agustín Arruabarrena , Ramón Beivide , José Angel Gregorio, Assessing the Performance of the New IBM SP2 Communication Subsystem, IEEE Parallel & Distributed Technology: Systems & Technology, v.4 n.4, p.12-22, December 1996
Jingling Xue , Xavier Vera, Efficient and Accurate Analytical Modeling of Whole-Program Data Cache Behavior, IEEE Transactions on Computers, v.53 n.5, p.547-566, May 2004
Matthew Chidester , Alan George, Parallel simulation of chip-multiprocessor architectures, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.12 n.3, p.176-200, July 2002
Alan Charlesworth, Starfire: Extending the SMP Envelope, IEEE Micro, v.18 n.1, p.39-49, January 1998
Rolf Ernst, Codesign of Embedded Systems: Status and Trends, IEEE Design & Test, v.15 n.2, p.45-54, April 1998
Dascal Vishkin , Uzi Vishkin, Experiments with list ranking for explicit multi-threaded (XMT) instruction parallelism, Journal of Experimental Algorithmics (JEA), 5, p.10-es, 2000
Tilman Wolf , Mark A. Franklin, Performance Models for Network Processor Design, IEEE Transactions on Parallel and Distributed Systems, v.17 n.6, p.548-561, June 2006
Joon-Sang Park , Michael Penner , Viktor K. Prasanna, Optimizing Graph Algorithms for Improved Cache Performance, IEEE Transactions on Parallel and Distributed Systems, v.15 n.9, p.769-782, September 2004
Ruoming Jin , Ge Yang , Gagan Agrawal, Shared Memory Parallelization of Data Mining Algorithms: Techniques, Programming Interface, and Performance, IEEE Transactions on Knowledge and Data Engineering, v.17 n.1, p.71-89, January 2005
Lode Nachtergaele , Francky Catthoor , Chidamber Kulkarni, Random-Access Data Storage Components in Customized Architectures, IEEE Design & Test, v.18 n.3, p.40-54, May 2001
Daniel A. Jiménez , Calvin Lin, Neural methods for dynamic branch prediction, ACM Transactions on Computer Systems (TOCS), v.20 n.4, p.369-397, November 2002
Matthias Pflanz , Heinrich Theodor Vierhaus, Generating Reliable Embedded Processors, IEEE Micro, v.18 n.5, p.33-41, September 1998
Mariagiovanna Sami , Donatella Sciuto , Cristina Silvano , Vittorio Zaccaria, Power exploration for embedded VLIW architectures, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
John R. Mashey, War of the benchmark means: time for a truce, ACM SIGARCH Computer Architecture News, v.32 n.4, p.1-14, September 2004
Rui Min , Yiming Hu, Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses, IEEE Transactions on Computers, v.50 n.11, p.1191-1201, November 2001
Elizabeth S. Sorenson , J. Kelly Flanagan, Using locality surfaces to characterize the SPECint 2000 benchmark suite, Workload characterization of emerging computer applications, Kluwer Academic Publishers, Norwell, MA, 2001
Mahmut Kandemir , Alok Choudhary , J. Ramanujam, An I/O-Conscious Tiling Strategy for Disk-Resident Data Sets, The Journal of Supercomputing, v.21 n.3, p.257-284, March 2002
Malik Silva, Sparse matrix storage revisited, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy
Sang Seok Lim , Kyu Ho Park, ECEM: an event correlation based event manager for an I/O-intensive application, Journal of Systems and Software, v.74 n.3, p.229-242, February 2005
Bruce Jacob , Trevor Mudge, Virtual Memory in Contemporary Microprocessors, IEEE Micro, v.18 n.4, p.60-75, July 1998
Christoforos E. Kozyrakis , Stylianos Perissakis , David Patterson , Thomas Anderson , Krste Asanovic , Neal Cardwell , Richard Fromm , Jason Golbus , Benjamin Gribstad , Kimberly Keeton , Randi Thomas , Noah Treuhaft , Katherine Yelick, Scalable Processors in the Billion-Transistor Era: IRAM, Computer, v.30 n.9, p.75-78, September 1997
Tom In der Rieden , Steffen Knapp, An approach to the pervasive formal specification and verification of an automotive system: status report, Proceedings of the 10th international workshop on Formal methods for industrial critical systems, p.115-124, September 05-06, 2005, Lisbon, Portugal
Yong-Joon Park , Gyungho Lee, Repairing return address stack for buffer overflow protection, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
Robert Cooksey , Stephan Jourdan , Dirk Grunwald, A stateless, content-directed data prefetching mechanism, ACM SIGPLAN Notices, v.37 n.10, October 2002
Sang-hyuk Lee , Il-kwan Kim , Lynn Choi, Branch predictor design and performance estimation for a high performance embedded microprocessor, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
Jaffrey Draper , J. Tim Barrett , Jeff Sondeen , Sumit Mediratta , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, A Prototype Processing-In-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System, Journal of VLSI Signal Processing Systems, v.40 n.1, p.73-84, May 2005
Joann M. Paul , Donald E. Thomas , Andrew S. Cassidy, High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.3, p.431-461, July 2005
Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005
Mahmut Kandemir , Alok Choudhary , J. Ramanujam , Prith Banerjee, Reducing False Sharing and Improving Spatial Locality in a Unified Compilation Framework, IEEE Transactions on Parallel and Distributed Systems, v.14 n.4, p.337-354, April 2003
Yung-Yuan Chen, Concurrent Detection of Control Flow Errors by Hybrid Signature Monitoring, IEEE Transactions on Computers, v.54 n.10, p.1298-1313, October 2005
Wei Zhang, Enhancing data cache reliability by the addition of a small fully-associative replication cache, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
Lubomir Ivanov, Hardware courses and the undergraduate computer science curriculum at small colleges, Journal of Computing Sciences in Colleges, v.18 n.3, p.177-184, February 2003
Chitra Natarajan , Bruce Christenson , Fayé Briggs, A study of performance impact of memory controller features in multi-processor server environment, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.80-87, June 20-20, 2004, Munich, Germany
Yen-Jen Chang , Feipei Lai, Dynamic Zero-Sensitivity Scheme for Low-Power Cache Memories, IEEE Micro, v.25 n.4, p.20-32, July 2005
Magnus Ekman , Fredrik Warg , Jim Nilsson, An in-depth look at computer performance growth, ACM SIGARCH Computer Architecture News, v.33 n.1, March 2005
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005
Corey Goldfeder, Frequency-based code placement for embedded multiprocessors, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
Ruoming Jin , Gagan Agrawal, A methodology for detailed performance modeling of reduction computations on SMP machines, Performance Evaluation, v.60 n.1-4, p.73-105, May 2005
Jaehwan John Lee , Vincent John Mooney, III, An o(min(m, n)) parallel deadlock detection algorithm, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.3, p.573-586, July 2005
Eun-Jin Im , Katherine Yelick , Richard Vuduc, Sparsity: Optimization Framework for Sparse Matrix Kernels, International Journal of High Performance Computing Applications, v.18 n.1, p.135-158, February 2004
S. Browne , J. Dongarra , N. Garner , G. Ho , P. Mucci, A Portable Programming Interface for Performance Evaluation on Modern Processors, International Journal of High Performance Computing Applications, v.14 n.3, p.189-204, August 2000
Jorge Buenabad-Chávez , Henk L. Muller , Paul W. A. Stallard , David H. D. Warren, The diffusion space of data diffusion architectures, Parallel Computing, v.30 n.11, p.1169-1193, November 2004
Alvin C. Valera , Winston K. G. Seah , S. V. Rao, Improving Protocol Robustness in Ad Hoc Networks through Cooperative Packet Caching and Shortest Multipath Routing, IEEE Transactions on Mobile Computing, v.4 n.5, p.443-457, September 2005
Haleh Najafzadeh , Seth Chaiken, Towards a framework for source code instrumentation measurement validation, Proceedings of the 5th international workshop on Software and performance, p.123-130, July 12-14, 2005, Palma, Illes Balears, Spain
Xianfeng Li , Tulika Mitra , Abhik Roychoudhury, Modeling control speculation for timing analysis, Real-Time Systems, v.29 n.1, p.27-58, January 2005
Wei Zhang, Replication Cache: A Small Fully Associative Cache to Improve Data Cache Reliability, IEEE Transactions on Computers, v.54 n.12, p.1547-1555, December 2005
Aleksandar Berić , Gerard De Haan , Ramanathan Sethuraman , Jef Van Meerbergen, An Efficient Picture-Rate Up-Converter, Journal of VLSI Signal Processing Systems, v.41 n.1, p.49-63, August 2005
Gang-Ryung Uh , Yuhong Wang , David Whalley , Sanjay Jinturkar , Yunheung Paek , Vincent Cao , Chris Burns, Compiler transformations for effectively exploiting a zero overhead loop buffer, Software—Practice & Experience, v.35 n.4, p.393-412, 10 April 2005
Main Memory Indexing: The Case for BD-Tree, IEEE Transactions on Knowledge and Data Engineering, v.16 n.7, p.870-874, July 2004
Windsor W. Hsu , Alan Jay Smith , Honesty C. Young, The automatic improvement of locality in storage systems, ACM Transactions on Computer Systems (TOCS), v.23 n.4, p.424-473, November 2005
Ivan Dramaliev , Tara Madhyastha, Optimizing Probe-Based Storage, Proceedings of the 2nd USENIX Conference on File and Storage Technologies, March 31-31, 2003, San Francisco, CA
Terry A. Braun , Todd E. Scheetz , Gregg Webster , Abe Clark , Edwin M. Stone , Val C. Sheffield , Thomas L. Casavant, Identifying Candidate Disease Genes with High-Performance Computing, The Journal of Supercomputing, v.26 n.1, p.7-24, August 2003
David E. Taylor, Survey and taxonomy of packet classification techniques, ACM Computing Surveys (CSUR), v.37 n.3, p.238-275, September 2005
Fadi N. Sibai, Optimal Clustering of Hierarchical Hyper-Ring Multicomputers, The Journal of Supercomputing, v.14 n.1, p.53-76, July 1999
Hongxia Wang , Samuel Rodriguez , Cagdas Dirik , Amol Gole , Vincent Chan , Bruce Jacob, TERPS: the embedded reliable processing system, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
Kazutoshi Kobayashi , Masao Aramoto , Yoichi Yuyama , Akihiko Higuchi , Hidetoshi Onodera, A resource-shared VLIW processor architecture for area-efficient on-chip multiprocessing, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
Yazdan Aghaghiri , Farzan Fallah , Massoud Pedram, BEAM: bus encoding based on instruction-set-aware memories, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
Vidyadhar Phalke, A time invariant working set model for independent reference, Proceedings of the 33rd annual on Southeast regional conference, March 17-18, 1995, Clemson, South Carolina
S. Ramanathan , S. K. Nandy , V. Visvanathan, Reconfigurable Filter Coprocessor Architecture for DSP Applications, Journal of VLSI Signal Processing Systems, v.26 n.3, p.333-359, Nov. 2000
Juha-Pekka Soininen , Jari Kreku , Yang Qu , Martti Forsell, Fast processor core selection for WLAN modem using mappability estimation, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
William C. Kreahling , David Whalley , Mark W. Bailey , Xin Yuan , Gang-Ryung Uh , Robert van Engelen, Branch elimination by condition merging, Software—Practice & Experience, v.35 n.1, p.51-74, January 2005
Bart Kienhuis , Ed F. Deprettere , Pieter van der Wolf , Kees Vissers, A methodology to design programmble embedded systems: the Y-chart approach, Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS, Springer-Verlag New York, Inc., New York, NY, 2002
Sebastian Unger , Frank Mueller, Handling irreducible loops: optimized node splitting versus DJ-graphs, ACM Transactions on Programming Languages and Systems (TOPLAS), v.24 n.4, p.299-333, July 2002
John W. Haskins, Jr. , Kevin Skadron, Accelerated warmup for sampled microarchitecture simulation, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.78-108, March 2005
Rob Barrett , Yen-Yang Michael Chen , Paul P. Maglio, System administrators are users, too: designing workspaces for managing internet-scale systems, CHI '03 extended abstracts on Human factors in computing systems, April 05-10, 2003, Ft. Lauderdale, Florida, USA
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
Robert Bai , Nam-Sung Kim , Dennis Sylvester , Trevor Mudge, Total leakage optimization strategies for multi-level caches, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
Mikkel Thorup, Combinatorial power in multimedia processors, ACM SIGARCH Computer Architecture News, v.31 n.4, p.5-11, Sept 2003
Karthikeya M. Gajjala Purna , Dinesh Bhatia, Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers, IEEE Transactions on Computers, v.48 n.6, p.579-590, June 1999
Kenta Yasufuku , Riku Ogawa , Keisuke Iwai , Hideharu Amano, MAPLE chip: a processing element for a static scheduling centric multiprocessor, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
Yuan Cai , Marcus T. Schmitz , Alireza Ejlali , Bashir M. Al-Hashimi , Sudhakar M. Reddy, Cache size selection for performance, energy and reliability of time-constrained systems, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
Parimala Thulasiraman , Kevin B. Theobald , Ashfaq A. Khokhar , Guang R. Gao, Multithreaded algorithms for the fast Fourier transform, Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures, p.176-185, July 09-13, 2000, Bar Harbor, Maine, United States
L. Wang , Ted C. Yang, On the Boosting of Instruction Scheduling by Renaming, The Journal of Supercomputing, v.19 n.2, p.173-197, June 2001
Yazdan Aghaghiri , Massoud Pedram , Farzan Fallah, Reducing transitions on memory buses using sector-based encoding technique, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
Piyush Shivam , Jeffrey S. Chase, On the elusive benefits of protocol offload, Proceedings of the ACM SIGCOMM workshop on Network-I/O convergence: experience, lessons, implications, August 25-27, 2003, Karlsruhe, Germany
Kent D. Wilken , Timothy Kong, Concurrent Detection of Software and Hardware Data-Access Faults, IEEE Transactions on Computers, v.46 n.4, p.412-424, April 1997
J. C. Pichel , D. B. Heras , J. C. Cabaleiro , F. F. Rivera, Performance optimization of irregular codes based on the combination of reordering and blocking techniques, Parallel Computing, v.31 n.8+9, p.858-876, August 2005
Jun Yang , Jia Yu , Youtao Zhang, A low energy cache design for multimedia applications exploiting set access locality, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.10-11, p.653-664, October/November 2005
B. Caminero , C. Carrión , F. J. Quiles , J. Duato , S. Yalamanchili, MMR: a multimedia router architecture to support hybrid workloads, Journal of Parallel and Distributed Computing, v.66 n.2, p.307-321, February 2006
Christian Jacobi , Christoph Berg, Formal Verification of the VAMP Floating Point Unit, Formal Methods in System Design, v.26 n.3, p.227-266, May 2005
Erez Petrank , Dror Rawitz, The hardness of cache conscious data placement, Nordic Journal of Computing, v.12 n.3, p.275-307, September 2005
Vincenzo De Florio , Chris Blondia, The algorithm of pipelined gossiping, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.4, p.235-256, April 2006
Edson Toshimi Midorikawa , Helio Marci de Oliveira , Jean Marcos Laine, PEMPIs: a new methodology of modeling and prediction of MPI programs performance, International Journal of Parallel Programming, v.33 n.5, p.499-527, October 2005
Chang-Gun Lee , Kwangpo Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Bounding Cache-Related Preemption Delay for Real-Time Systems, IEEE Transactions on Software Engineering, v.27 n.9, p.805-826, September 2001
Mahmut Kandemir , Prithviraj Banerjee , Alok Choudhary , J. Ramanujam , Eduard Ayguadé, Static and Dynamic Locality Optimizations Using Integer Linear Programming, IEEE Transactions on Parallel and Distributed Systems, v.12 n.9, p.922-941, September 2001
Ehud Finkelstein , Shlomo Weiss, A PCI bus simulation framework and some simulation results on PCI Standard 2.1 latency limitations, Journal of Systems Architecture: the EUROMICRO Journal, v.47 n.9, p.807-819, March 2002
Thierry Lafage , André Seznec, Choosing representative slices of program execution for microarchitecture simulations: a preliminary application to the data stream, Workload characterization of emerging computer applications, Kluwer Academic Publishers, Norwell, MA, 2001
Tayfur Altiok , Wei Xiong , Mesut Gunduc, A capacity planning tool for the tuxedo middleware used in transaction processing systems, Proceedings of the 33nd conference on Winter simulation, December 09-12, 2001, Arlington, Virginia
T. N. Vijaykumar , Irith Pomeranz , Karl Cheng, Transient-fault recovery using simultaneous multithreading, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
Christopher W. Milner , Jack W. Davidson, Quick piping: a fast, high-level model for describing processor pipelines, ACM SIGPLAN Notices, v.37 n.7, July 2002
Daniel J. Sorin , Manoj Plakal , Anne E. Condon , Mark D. Hill , Milo M. K. Martin , David A. Wood, Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol, IEEE Transactions on Parallel and Distributed Systems, v.13 n.6, p.556-578, June 2002
Andrew Mihal , Chidamber Kulkarni , Matthew Moskewicz , Mel Tsai , Niraj Shah , Scott Weber , Yujia Jin , Kurt Keutzer , Christian Sauer , Kees Vissers , Sharad Malik, Developing Architectural Platforms: A Disciplined Approach, IEEE Design & Test, v.19 n.6, p.6-16, November 2002
Aristides Efthymiou , Jim D. Garside, An adaptive serial-parallel CAM architecture for low-power cache blocks, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
Computer arithmetic and hardware: "off the shelf" microprocessors versus "custom hardware", Theoretical Computer Science, v.279 n.1-2, p.3-27, May 28, 2002
Chanik Park , Jaeyu Seo , Sunghwan Bae , Hyojun Kim , Shinhan Kim , Bumsoo Kim, A low-cost memory architecture with NAND XIP for mobile embedded systems, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA
Mustafa Gök, Integer squarers with overflow detection, Computers and Electrical Engineering, v.34 n.5, p.378-391, September, 2008
Yousra Alkabani , Farinaz Koushanfar, N-variant IC design: methodology and applications, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
John B. Carter , Wilson C. Hsieh , Leigh B. Stoller , Mark Swanson , Lixin Zhang , Sally A. McKee, Impulse: Memory system support for scientific applications, Scientific Programming, v.7 n.3-4, p.195-209, August 1999
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004
Yousra M. Alkabani , Farinaz Koushanfar, Active hardware metering for intellectual property protection and security, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-16, August 06-10, 2007, Boston, MA
Mark D. Hill , James R. Larus , Alvin R. Lebeck , Madhusudhan Talluri , David A. Wood, Wisconsin Architectural Research Tool Set, ACM SIGARCH Computer Architecture News, v.21 n.4, p.8-10, Sept. 1993
Anastassia Ailamaki , David J. DeWitt , Mark D. Hill, Data page layouts for relational databases on deep memory hierarchies, The VLDB Journal — The International Journal on Very Large Data Bases, v.11 n.3, p.198-215, November 2002
Yong Zhan , Tianpei Zhang , Sachin S. Sapatnekar, Module assignment for pin-limited designs under the stacked-Vdd paradigm, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Reinhold Weicker, On the use of SPEC benchmarks in computer architecture research, ACM SIGARCH Computer Architecture News, v.25 n.1, p.19-22, March 1997
A. Ya. Kalinov , A. L. Lastovetsky , I. N. Ledovskikh , M. A. Posypkin, Compilation of Vector Statements of C[] Language for Architectures with Multilevel Memory Hierarchy, Programming and Computing Software, v.27 n.3, p.111-122, May-June 2001
Aart J. C. Bik , Milind Girkar , Paul M. Grey , Xinmin Tian, Automatic Intra-Register Vectorization for the Intel® Architecture, International Journal of Parallel Programming, v.30 n.2, p.65-98, April 2002
Uming Ko , Anthony Hill , Poras T. Balsara, Design techniques for high performance, energy efficient control logic, Proceedings of the 1996 international symposium on Low power electronics and design, p.97-100, August 12-14, 1996, Monterey, California, United States
Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000
Xianfeng Li , Abhik Roychoudhury , Tulika Mitra, Modeling out-of-order processors for WCET analysis, Real-Time Systems, v.34 n.3, p.195-227, November 2006
Wu-An Kuo , Tingting Hwang , Allen C.-H. Wu, Decomposition of instruction decoders for low-power designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.4, p.880-889, October 2006
L. Shamir, Dynamic reuse of subroutine results, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.10, p.603-608, October 2006
Kai Zheng , Chengchen Hu , Hongbin Lu , Bin Liu, A TCAM-based distributed parallel IP lookup scheme and performance analysis, IEEE/ACM Transactions on Networking (TON), v.14 n.4, p.863-875, August 2006
Michael Penner , Viktor K. Prasanna, Cache-Friendly implementations of transitive closure, Journal of Experimental Algorithmics (JEA), 11, 2006
Yinian Mao , Yan Sun , Min Wu , K. J. Ray Liu, JET: dynamic join-exit-tree amortization and scheduling for contributory key management, IEEE/ACM Transactions on Networking (TON), v.14 n.5, p.1128-1140, October 2006
J. Djordjevic , A. Milenkovic , S. Prodanovic, A hierarchical memory system environment, Proceedings of the 1998 workshop on Computer architecture education, p.23-es, January 01, 1998
Wes Munsil , Chia-Jiu Wang, Reducing stack usage in Java bytecode execution, ACM SIGARCH Computer Architecture News, v.26 n.1, p.7-11, March 1998
Vlasios Tsiatsis , Ram Kumar , Mani B. Srivastava, Computation hierarchy for in-network processing, Mobile Networks and Applications, v.10 n.4, p.505-518, August 2005
Larry McVoy , Carl Staelin, lmbench: portable tools for performance analysis, Proceedings of the Annual Technical Conference on USENIX 1996 Annual Technical Conference, p.23-23, January 22-26, 1996, San Diego, CA
Kaveh Jokar Deris , Amirali Baniasadi, Investigating cache energy and latency break-even points in high performance processors, Proceedings of the 2006 workshop on MEmory performance: DEaling with Applications, systems and architectures, p.13-20, September 16-20, 2006, Seattle, Washington
Stavros Harizopoulos , Anastassia Ailamaki, Improving instruction cache performance in OLTP, ACM Transactions on Database Systems (TODS), v.31 n.3, p.887-920, September 2006
Ernesto Sánchez , Matteo Sonza Reorda , Giovanni Squillero, Efficient techniques for automatic verification-oriented test set optimization, International Journal of Parallel Programming, v.34 n.1, p.93-109, Febraury 2006
Mario Latendresse , Marc Feeley, Generation of fast interpreters for Huffman compressed bytecode, Science of Computer Programming, v.57 n.3, p.295-317, September 2005
William Kreahling , Stephen Hines , David Whalley , Gary Tyson, Reducing the cost of conditional transfers of control by using comparison specifications, ACM SIGPLAN Notices, v.41 n.7, July 2006
Stavros Harizopoulos , Velen Liang , Daniel J. Abadi , Samuel Madden, Performance tradeoffs in read-optimized databases, Proceedings of the 32nd international conference on Very large data bases, September 12-15, 2006, Seoul, Korea
Konstantin (Kosta) Beznosov, Flooding and recycling authorizations, Proceedings of the 2005 workshop on New security paradigms, September 20-23, 2005, Lake Arrowhead, California
Meng-Luo Ji , Ji Wang , Shuhao Li , Zhi-Chang Qi, Automated WCET analysis based on program modes, Proceedings of the 2006 international workshop on Automation of software test, May 23-23, 2006, Shanghai, China
Kingshuk Karuri , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Monu Kedia, Design and implementation of a modular and portable IEEE 754 compliant floating-point unit, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
Yudong Tan , Vincent Mooney, Timing analysis for preemptive multitasking real-time systems with caches, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.1, February 2007
Zili Shao , Jiannong Cao , Keith C. C. Chan , Chun Xue , Edwin H.-M. Sha, Hardware/software optimization for array & pointer boundary checking against buffer overflow attacks, Journal of Parallel and Distributed Computing, v.66 n.9, p.1129-1136, September 2006
S. van Haastregt , P. M. W. Knijnenburg, Interactive presentation: Feasibility of combined area and performance optimization for superscalar processors using random search, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Masaru Takesue, The psi-cube: a bus-based cube-type clustering network for high-performance on-chip systems, Parallel Computing, v.32 n.11-12, p.852-869, December, 2006
Milenko Drinić , Darko Kirovski , Hoi Vo, PPMexe: Program compression, ACM Transactions on Programming Languages and Systems (TOPLAS), v.29 n.1, p.3-es, January 2007
Nikolaos Kavvadias , Vasiliki Giannakopoulou , Spiridon Nikolaidis, Development of a customized processor architecture for accelerating genetic algorithms, Microprocessors & Microsystems, v.31 n.5, p.347-359, August, 2007
Norman Lam , Si-En Chang , Mark L. Manwaring, Evaluating the performance of dynamic branch prediction schemes with BPSim, Proceedings of the 1997 workshop on Computer architecture education, p.9-es, January 01, 1997
Yamin Li , Wanming Chu, Using FPGA for computer architecture/organization education, Proceedings of the 1996 workshop on Computer architecture education, p.5-es, January 01, 1996
Perry H. Wang , Jamison D. Collins , Gautham N. Chinya , Bernard Lint , Asit Mallick , Koichi Yamada , Hong Wang, Sequencer virtualization, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington
Per Stenström , Fredrik Dahlgren, A holistic approach to computer system design education based on system simulation techniques, Proceedings of the 1998 workshop on Computer architecture education, p.13-es, January 01, 1998
Manfred Schimmler , Bertil Schmidt , Hans-Werner Lang , Sven Heithecker, An area-efficient bit-serial integer and GF(2n) multiplier, Microelectronic Engineering, v.84 n.2, p.253-259, February, 2007
Josep Torrellas, Computer architecture education at the University of Illinois: current status and some thoughts, Proceedings of the 1996 workshop on Computer architecture education, p.2-es, January 01, 1996
Yinong Zhang , George B. Adams, III, An interactive, visual simulator for the DLX pipeline, Proceedings of the 1997 workshop on Computer architecture education, p.2-es, January 01, 1997
Peter Marwedel , Birgit Sirocic, Multimedia components for the visualization of dynamic behavior in computer architectures, Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer Architecture, June 08, 2003, San Diego, California
Renato J. Figueiredo , José A. B. Fortes , Rudolf Eigenmann , Nirav Kapadia , Sumalatha Adabala , Jose Miguel-Alonso , Valerie Taylor , Miron Livny , Luis Vidal , Jan-Jo Chen, A network-computing infrastructure for tool experimentation applied to computer architecture education, Proceedings of the 2000 workshop on Computer architecture education, June 01, 2000
William Tsun-yuk Hsu, Experiences integrating research tools and projects into computer architecture courses, Proceedings of the 2000 workshop on Computer architecture education, June 01, 2000
Christopher T. Weaver , Eric Larson , Todd Austin, Effective support of simulation in computer architecture instruction, Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture, May 26, 2002, Anchorage, Alaska
Arun Iyengar , Jim Challenger, Improving web server performance by caching dynamic data, Proceedings of the USENIX Symposium on Internet Technologies and Systems on USENIX Symposium on Internet Technologies and Systems, p.5-5, December 08-11, 1997, Monterey, California
Pedro López , José Duato, A lab course on computer architecture, Proceedings of the 1998 workshop on Computer architecture education, p.11-es, January 01, 1998
Miloš Bečvář, Teaching basics of instruction pipelining with HDLDLX, Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture, June 19, 2004, Munich, Germany
Ken Kennedy , Charles Koelbel , Hans Zima, The rise and fall of High Performance Fortran: an historical object lesson, Proceedings of the third ACM SIGPLAN conference on History of programming languages, p.7-1-7-22, June 09-10, 2007, San Diego, California
Krishnan Srinivasan , Karam S. Chatha, Integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints, Integration, the VLSI Journal, v.40 n.3, p.326-354, April, 2007
Miloš Bečvář , Stanislav Kahánek, VLIW-DLX simulator for educational purposes, Proceedings of the 2007 workshop on Computer architecture education, June 09, 2007, San Diego, California
Daniel Ellard , David Holland , Nicholas Murphy , Margo Seltzer, On the design of a new CPU architecture for pedagogical purposes, Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture, May 26, 2002, Anchorage, Alaska
Dominique Houzet , Aziz Mzoughi, Computer architecture development courses in Toulouse Universities, Proceedings of the 1999 workshop on Computer architecture education, p.9-es, January 01, 1999
Carlos Maltzahn , Kathy J. Richardson , Dirk Grunwald, Reducing the disk I/O of web proxy server caches, Proceedings of the Annual Technical Conference on 1999 USENIX Annual Technical Conference, p.17-17, June 06-11, 1999, Monterey, California
Sergio Saponara , Kristof Denolf , Gauthier Lafruit , Carolina Blanch , Jan Bormans, Performance and complexity co-evaluation of the advanced video coding standard for cost-effective multimedia communications, EURASIP Journal on Applied Signal Processing, v.2004 n.1, p.220-235, 1 January 2004
Stavros Harizopoulos , Anastassia Ailamaki, Steps towards cache-resident transaction processing, Proceedings of the Thirtieth international conference on Very large data bases, p.660-671, August 31-September 03, 2004, Toronto, Canada
Bita Gorjiara , Daniel Gajski, Automatic architecture refinement techniques for customizing processing elements, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
Haklin Kimm , Sung Shin , Chang Oan Sung, Evaluation of interval-based dynamic voltage scaling algorithms on mobile Linux system, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea
Sava Krstić , Robert B. Jones , John O'Leary, Mothers of Pipelines, Electronic Notes in Theoretical Computer Science (ENTCS), v.174 n.8, p.7-22, June, 2007
Enric Pastor , Fermín Sánchez , Anna M. del Corral, A rudimentary machine: experiences in the design of a pedagogic computer, Proceedings of the 1998 workshop on Computer architecture education, p.7-es, January 01, 1998
Timothy Mark Pinkston , Peter A. Beerel, Computer engineering using innovative instructional technologies at the University of Southern California, Proceedings of the 1998 workshop on Computer architecture education, p.27-es, January 01, 1998
Domingo Benitez, Learning the relationship between computer architecture and technology by reconfiguring, Proceedings of the 1998 workshop on Computer architecture education, p.30-es, January 01, 1998
Anujan Varma , Lampros Kalampoukas , Dimitrios Stiliadis , Quinn Jacobson, CPU design kit: an instructional prototyping platform for teaching processor design, Proceedings of the 1995 workshop on Computer architecture education, p.1-es, January 01, 1995
William Yurcik , Edward F. Gehringer, A survey of web resources for teaching computer architecture, Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture, May 26, 2002, Anchorage, Alaska
Jason Blome , Manish Vachharajani , Neil Vachharajani , David I. August, The liberty simulation environment as a pedagogical tool, Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer Architecture, June 08, 2003, San Diego, California
Yutaka Sugawara , Kei Hiraki, A computer architecture education curriculum through the design and implementation of original processors using FPGAs, Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture, June 19, 2004, Munich, Germany
Thomas Y. Yeh , Petros Faloutsos , Sanjay J. Patel , Glenn Reinman, ParallAX: an architecture for real-time physics, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007
Anastas Misev , Marjan Gusev, Visual simulator for ILP dynamic OOO processor, Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture, June 19, 2004, Munich, Germany
Roland N. Ibbett, A simulation applet for microcoding exercises, Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture, June 19, 2004, Munich, Germany
Daniel Tabak, ILP in the undergraduate curriculum, Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture, May 26, 2002, Anchorage, Alaska
David R. Kaeli, Combining object-oriented design and computer architecture into a single senior-level course, Proceedings of the 1995 workshop on Computer architecture education, p.11-es, January 01, 1995
Mark Wolff , Linda Wills, SATSim: a superscalar architecture trace simulator using interactive animation, Proceedings of the 2000 workshop on Computer architecture education, June 01, 2000
Leticia Pascual , Alejandro Torrentí , Julio Sahuquillo , José Flich, Understanding cache hierarchy interactions with a program-driven simulator, Proceedings of the 2007 workshop on Computer architecture education, June 09, 2007, San Diego, California
Mircea R. Stan , Kevin Skadron, Teaching processor architecture with a VLSI perspective, Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture, May 26, 2002, Anchorage, Alaska
Umakishore Ramachandran , William D. Leahy, Jr., An integrated approach to teaching computer systems architecture, Proceedings of the 2007 workshop on Computer architecture education, June 09, 2007, San Diego, California
Jovan Djordjevic , Aleksandar Milenkovic , Ivan Todorovic , Darko Marinov, CALKAS: a computer architecture learning and knowledge assessment system, Proceedings of the 1999 workshop on Computer architecture education, p.4-es, January 01, 1999
Divya Arora , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Architectural support for run-time validation of program data properties, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.546-559, May 2007
Henk Corporaal , Marnix Arnold, Using Transport Triggered Architectures for Embedded Processor Design, Integrated Computer-Aided Engineering, v.5 n.1, p.19-38, January 1998
Giovanni Squillero, MicroGP—An Evolutionary Assembly Program Generator, Genetic Programming and Evolvable Machines, v.6 n.3, p.247-263, September 2005
V. Chandra , H. Schmit , A. Xu , L. Pileggi, A power aware system level interconnect design methodology for latency-insensitive systems, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.275-282, November 07-11, 2004
Hongbo Yang , R. Govindarajan , Guang R. Gao , Ziang Hu, Improving power efficiency with compiler-assisted cache replacement, Journal of Embedded Computing, v.1 n.4, p.487-499, December 2005
P. Foglia , D. Mangano , C. A. Prete, A cache design for high performance embedded systems, Journal of Embedded Computing, v.1 n.4, p.587-597, December 2005
Christian Ferdinand , Reinhard Wilhelm, Efficient and Precise Cache Behavior Prediction for Real-TimeSystems, Real-Time Systems, v.17 n.2-3, p.131-181, Nov. 1999
Marc E. Fiuczynski , Richard P. Martin , Tsutomu Owa , Brian N. Bershad, SPINE: a safe programmable and integrated network environment, Proceedings of the 8th ACM SIGOPS European workshop on Support for composing distributed applications, p.7-12, September 1998, Sintra, Portugal
Thomas Lundqvist , Per Stenström, An Integrated Path and Timing Analysis Method based onCycle-Level Symbolic Execution, Real-Time Systems, v.17 n.2-3, p.183-207, Nov. 1999
Randall T. White , Frank Mueller , Chris Healy , David Whalley , Marion Harmon, Timing Analysis for Data and Wrap-Around Fill Caches, Real-Time Systems, v.17 n.2-3, p.209-233, Nov. 1999
Daniel Kästner , Stephan Thesing, Cache Aware Pre-Runtime Scheduling, Real-Time Systems, v.17 n.2-3, p.235-256, Nov. 1999
Frank Mueller, Timing Analysis for Instruction Caches, Real-Time Systems, v.18 n.2-3, p.217-247, May 2000
Ta-Chung Chang , Vikram Iyengar , Elizabeth M. Rudnick, A Biased Random Instruction Generation Environmentfor Architectural Verification of Pipelined Processors, Journal of Electronic Testing: Theory and Applications, v.16 n.1-2, p.13-27, Feb/April 2000
Christopher Healy , Mikael Sjödin , Viresh Rustagi , David Whalley , Robert Van Engelen, Supporting Timing Analysis by Automatic Bounding of LoopIterations, Real-Time Systems, v.18 n.2-3, p.129-156, May 2000
Sofiéne Tahar , Ramayya Kumar, A Practical Methodology for the Formal Verification of RISC Processors, Formal Methods in System Design, v.13 n.2, p.159-225, Sept. 1998
Mladen Berekovic , Peter Pirsch , Johannes Kneip, An Algorithm-Hardware-System Approach to VLIW Multimedia Processors, Journal of VLSI Signal Processing Systems, v.20 n.1-2, p.163-180, Oct. 1998
Ingrid Verbauwhede , Mihran Touriguian, A Low Power DSP Engine for Wireless Communications, Journal of VLSI Signal Processing Systems, v.18 n.2, p.177-186, Feb. 1998
Jeff Draper , Jacqueline Chame , Mary Hall , Craig Steele , Tim Barrett , Jeff LaCoss , John Granacki , Jaewook Shin , Chun Chen , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, The architecture of the DIVA processing-in-memory chip, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
Harald Vranken, Debug Facilities in the TriMedia CPU64 Architecture, Journal of Electronic Testing: Theory and Applications, v.16 n.3, p.301-308, June 2000
Anastassia Ailamaki , David J. DeWitt , Mark D. Hill , Marios Skounakis, Weaving Relations for Cache Performance, Proceedings of the 27th International Conference on Very Large Data Bases, p.169-180, September 11-14, 2001
Anastassia Ailamaki , David J. DeWitt , Mark D. Hill , David A. Wood, DBMSs on a Modern Processor: Where Does Time Go?, Proceedings of the 25th International Conference on Very Large Data Bases, p.266-277, September 07-10, 1999
Pierre G. Paulin , Chuck Pilkington , Essaid Bensoudane, Network Processing Challenges and an Experimental NPU Platform, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20064, March 03-07, 2003
Vladimir D. Zivkovic , Erwin de Kock , Pieter van der Wolf , Ed Deprettere, Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs, Proceedings of the conference on Design, Automation and Test in Europe, p.10656, March 03-07, 2003
Andre Hertwig , Hans-Joachim Wunderlich, Fast Controllers for Data Dominated Applications, Proceedings of the 1997 European conference on Design and Test, p.84, March 17-20, 1997
Xiaoming Li , Maria Jesus Garzaran , David Padua, Optimizing Sorting with Genetic Algorithms, Proceedings of the international symposium on Code generation and optimization, p.99-110, March 20-23, 2005
Dirk Herrmann , Rolf Ernst, Register Synthesis for Speculative Computation, Proceedings of the 1997 European conference on Design and Test, p.463, March 17-20, 1997
F. Corno , G. Cumani , M. Sonza Reorda , G. Squillero, Fully Automatic Test Program Generation for Microprocessor Cores, Proceedings of the conference on Design, Automation and Test in Europe, p.11006, March 03-07, 2003
Yuan Xie , Wayne Wolf , Haris Lekatsas, Profile-Driven Selective Code Compression, Proceedings of the conference on Design, Automation and Test in Europe, p.10462, March 03-07, 2003
Yang-Suk Kee , Henri Casanova , Andrew A. Chien, Realistic Modeling and Svnthesis of Resources for Computational Grids, Proceedings of the 2004 ACM/IEEE conference on Supercomputing, p.54, November 06-12, 2004
Steve Haga , Natasha Reeves , Rajeev Barua , Diana Marculescu, Dynamic Functional Unit Assignment for Low Power, Proceedings of the conference on Design, Automation and Test in Europe, p.11052, March 03-07, 2003
Amit Agarwal , Kaushik Roy , T. N. Vijaykumar, Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology, Proceedings of the conference on Design, Automation and Test in Europe, p.10778, March 03-07, 2003
Tushar Mohan , Bronis R. de Supinski , Sally A. McKee , Frank Mueller , Andy Yoo , Martin Schulz, Identifying and Exploiting Spatial Regularity in Data Memory References, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.49, November 15-21, 2003
Tiehan Lv , Jorg Henkel , Haris Lekatsas , Wayne Wolf, Enhancing Signal Integrity through a Low-Overhead Encoding Scheme on Address Buses, Proceedings of the conference on Design, Automation and Test in Europe, p.10542, March 03-07, 2003
Bingsheng He , Qiong Luo , Byron Choi, Adaptive Index Utilization in Memory-Resident Structural Joins, IEEE Transactions on Knowledge and Data Engineering, v.19 n.6, p.772-788, June 2007
Philip Machanick, The case for SRAM main memory, ACM SIGARCH Computer Architecture News, v.24 n.5, p.23-30, Dec. 1996
Lukáš Sekanina, Evolvable computing by means of evolvable components, Natural Computing: an international journal, v.3 n.3, p.253.5-292, August 2004
Nghi Nguyen , Angel Dominguez , Rajeev Barua, Scratch-pad memory allocation without compiler support for java applications, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
J. A. Gómez Pulido , J. M. Sánchez Pérez , J. A. Moreno Zamora, An educational tool for testing hierarchical multilevel caches, ACM SIGARCH Computer Architecture News, v.24 n.4, p.11-15, Sept. 1996
Samson Belayneh , David R. Kaeli, A discussion on non-blocking/lockup-free caches, ACM SIGARCH Computer Architecture News, v.24 n.4, p.16, Sept. 1996
Peter Grun , Ashok Halambi , Nikil Dutt , Alex Nicolau, RTGEN: An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions, Proceedings of the 12th international symposium on System synthesis, p.44, November 01-04, 1999
Mohd Hanafiah Abdullah, hcc—a portable ANSI C compiler (with a code generator for the PowerPCs), ACM SIGPLAN Notices, v.31 n.8, p.52-59, August 1996
H. Tomiyama , H. Yasuura, Size-Constrained Code Placement for Cache Miss Rate Reduction, Proceedings of the 9th international symposium on System synthesis, p.96, November 06-08, 1996
Oh-Young Kwon , Gi-Ho Park , Tack-Don Han, A compiler optimization to reduce execution time of loop nest, ACM SIGARCH Computer Architecture News, v.24 n.1, p.6-11, March 1996
Gregory G. Finn , Steve Hotz , Rod Van Meter, The impact of a zero-scan Internet checksumming mechanism, ACM SIGCOMM Computer Communication Review, v.26 n.5, p.27-39, Oct. 1996
Tohru Ishihara , Kunihiro Asada, An Architectural Level Energy Reduction Technique For Deep-Submicron Cache Memories, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.282, January 07-11, 2002
Aimee Severson , Brent Nelson, Throughput in a counterflow pipeline processor, ACM SIGARCH Computer Architecture News, v.23 n.1, p.5-12, March 1995
Tariq Afzal, Performance modeling using the Motorola PowerPC timing simulator, ACM SIGARCH Computer Architecture News, v.23 n.4, p.9-18, Sept. 1995
Poletti Francesco , Poggiali Antonio , Paul Marchal, Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture, Proceedings of the conference on Design, Automation and Test in Europe, p.736-741, March 07-11, 2005
M. Bolado , H. Posadas , J. Castillo , P. Huerta , P. Sánchez , C. Sánchez , H. Fouren , F. Blasco, Platform Based on Open-Source Cores for Industrial Applications, Proceedings of the conference on Design, automation and test in Europe, p.21014, February 16-20, 2004
Austin Hung , William Bishop , Andrew Kennings, Symmetric Multiprocessing on Programmable Chips Made Easy, Proceedings of the conference on Design, Automation and Test in Europe, p.240-245, March 07-11, 2005
W. Patrick Hays, DSPs: Back to the Future, Queue, v.2 n.1, March 2004
Karthikeyan Sankaralingam , Stephen W. Keckler , William R. Mark , Doug Burger, Universal Mechanisms for Data-Parallel Architectures, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.303, December 03-05, 2003
Anindya Datta , Helen Thomas, Querying Compressed Data in Data Warehouses, Information Technology and Management, v.3 n.4, p.353-386, October 2002
Adrijean Andriahantenaina , Alain Greiner, Micro-Network for SoC: Implementation of a 32-Port SPIN network, Proceedings of the conference on Design, Automation and Test in Europe, p.11128, March 03-07, 2003
Johnson S. Kin , Jose Luis Pino, Multithreaded Synchronous Data Flow Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.11094, March 03-07, 2003
George Fankhauser , Burkhard Stiller , Bernhard Plattner, Arrow: A flexible architecture for an accounting and charging infrastructure in the Next Generation Internet, Netnomics, v.1 n.2, p.201-223, September 1999
Sumit Ghosh, The Role of Modeling and Asynchronous Distributed Simulation in Analyzing Complex Systems of the Future, Information Systems Frontiers, v.4 n.2, p.161-177, July 2002
Antonis Paschalis , Dimitris Gizopoulos, Effective Software-Based Self-Test Strategies for On-Line Periodic Testing of Embedded Processors, Proceedings of the conference on Design, automation and test in Europe, p.10578, February 16-20, 2004
Kihwan Choi , Ramakrishna Soma , Massoud Pedram, Fine-Grained Dynamic Voltage and Frequency Scaling for Precise Energy and Performance Trade-Off Based on the Ratio of Off-Chip Access to On-Chip Computation Times, Proceedings of the conference on Design, automation and test in Europe, p.10004, February 16-20, 2004
Sven-Bodo Scholz, Single Assignment C: efficient support for high-level array operations in a functional setting, Journal of Functional Programming, v.13 n.6, p.1005-1059, November 2003
Zili Shao , Chun Xue , Qingfeng Zhuge , Meikang Qiu , Bin Xiao , Edwin H. -M. Sha, Security Protection and Checking for Embedded System Integration against Buffer Overflow Attacks via Hardware/Software, IEEE Transactions on Computers, v.55 n.4, p.443-453, April 2006
Sundar Iyer , Ramana Rao Kompella , Nick McKeown, Designing packet buffers for router linecards, IEEE/ACM Transactions on Networking (TON), v.16 n.3, p.705-717, June 2008
Sundar Iyer , Ramana Rao Kompella , Nick McKeown, Designing packet buffers for router linecards, IEEE/ACM Transactions on Networking (TON), v.16 n.3, p.705-717, June 2008
Lixia Liu , Zhiyuan Li , Ahmed H. Sameh, Analyzing memory access intensity in parallel programs on multicore, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece
Chengmo Yang , Alex Orailoglu, Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
Jen-Wei Hsieh , Tei-Wei Kuo , Po-Liang Wu , Yu-Chung Huang, Energy-efficient and performance-enhanced disks using flash-memory cache, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
G. Tan , L. Xu , Z. Dai , S. Feng , N. Sun, A Study of Architectural Optimization Methods in Bioinformatics Applications, International Journal of High Performance Computing Applications, v.21 n.3, p.371-384, August 2007
Shekhar Srikantaiah , Mahmut Kandemir , Mary Jane Irwin, Adaptive set pinning: managing shared caches in chip multiprocessors, ACM SIGARCH Computer Architecture News, v.36 n.1, March 2008
Michael Wehner , Leonid Oliker , John Shalf, Towards Ultra-High Resolution Models of Climate and Weather, International Journal of High Performance Computing Applications, v.22 n.2, p.149-165, May 2008
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for tight timing calculations, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.1, p.1-38, December 2007
Adrian Cristal , Josep Llosa , Mateo Valero , Daniel Ortega, Future ILP processors, International Journal of High Performance Computing and Networking, v.2 n.1, p.1-10, March 2004
Kaveh Jokar Deris , Amirali Baniasadi, Investigating cache energy and latency break-even points in high performance processors, ACM SIGARCH Computer Architecture News, v.35 n.4, September 2007
Alex Settle , Dan Connors , Enric Gibert , Antonio González, A dynamically reconfigurable cache for multithreaded processors, Journal of Embedded Computing, v.2 n.2, p.221-233, April 2006
Bill Lin , Jun (Jim) Xu, DRAM is plenty fast for wirespeed statistics counting, ACM SIGMETRICS Performance Evaluation Review, v.36 n.2, September 2008
V. V. Belkin, Testing diagnostics of modern microprocessors with the use of functional models, Automation and Remote Control, v.69 n.8, p.1398-1410, August 2008
Jim Ras , Albert M.K. Cheng, Real-time synchronization on distributed architecture with Ada-2005, ACM SIGAda Ada Letters, v.28 n.3, December 2008
Jaehwan John Lee , Vincent John Mooney, A Novel {O(n)} Parallel Banker's Algorithm for System-on-a-Chip, IEEE Transactions on Parallel and Distributed Systems, v.17 n.12, p.1377-1389, December 2006
Yousra Alkabani , Farinaz Koushanfar, Active control and digital rights management of integrated circuit IP cores, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA
John E. Savage , Mohammad Zubair, A unified model for multicore architectures, Proceedings of the 1st international forum on Next-generation multicore/manycore technologies, November 24-25, 2008, Cairo, Egypt
Chung-Ho Chen , Kuo-Su Hsiao, Scalable Dynamic Instruction Scheduler through Wake-Up Spatial Locality, IEEE Transactions on Computers, v.56 n.11, p.1534-1548, November 2007
Fadi N. Sibai, On the performance benefits of sharing and privatizing second and third-level cache memories in homogeneous multi-core architectures, Microprocessors & Microsystems, v.32 n.7, p.405-412, October, 2008
Roger Kahn , Shlomo Weiss, Thrifty BTB: A comprehensive solution for dynamic power reduction in branch target buffers, Microprocessors & Microsystems, v.32 n.8, p.425-436, November, 2008
Giuseppe Campobello , Giuseppe Patané , Marco Russo, An efficient algorithm for parallel distributed unsupervised learning, Neurocomputing, v.71 n.13-15, p.2914-2928, August, 2008
Li Zhao , Laxmi N. Bhuyan , Ravi Iyer , Srihari Makineni , Donald Newell, Hardware Support for Accelerating Data Movement in Server Platform, IEEE Transactions on Computers, v.56 n.6, p.740-753, June 2007
Randy Smith , Cristian Estan , Somesh Jha , Shijin Kong, Deflating the big bang: fast and scalable deep packet inspection with extended finite automata, ACM SIGCOMM Computer Communication Review, v.38 n.4, October 2008
Mustafa Gök, Enhanced-functionality multipliers, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.8, p.742-756, August, 2008
H. C. Wang , C. K. Yuen, Exploiting an abstract-machine-based framework in the design of a Java ILP processor, Journal of Systems Architecture: the EUROMICRO Journal, v.55 n.1, p.53-60, January, 2009
Vladan Jovanovic , Timur Mirzoev, Teachning network storage technology: assessment outcomes and directions, Proceedings of the 9th ACM SIGITE conference on Information technology education, October 16-18, 2008, Cincinnati, OH, USA
Marc L. Corliss , Robert Hendry, Larc: a little architecture for the classroom, Journal of Computing Sciences in Colleges, v.24 n.6, p.15-20, June 2009
Hao Shen , Frédéric Pétrot, Novel task migration framework on configurable heterogeneous MPSoC platforms, Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, January 19-22, 2009, Yokohama, Japan
Wei-Wu Hu , Jian Wang, Making effective decisions in computer architects' real-world: lessons and experiences with Godson-2 processor designs, Journal of Computer Science and Technology, v.23 n.4, p.620-632, July 2008
Hong-Zu Chou , I-Hui Lin , Ching-Sung Yang , Kai-Hui Chang , Sy-Yen Kuo, Enhancing bug hunting using high-level symbolic simulation, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA
Virendra Singh , Michiko Inoue , Kewal K. Saluja , Hideo Fujiwara, Instruction-based self-testing of delay faults in pipelined processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1203-1215, November 2006
Richard R. Oehler, Reduced instruction set computer (RISC), Encyclopedia of Computer Science, 4th edition, John Wiley and Sons Ltd., Chichester, 2003
Alan Jay Smith, Cache memory, Encyclopedia of Computer Science, 4th edition, John Wiley and Sons Ltd., Chichester, 2003
Patrick P. Gelsinger , Robert P. Colwell, Microcomputer chip, Encyclopedia of Computer Science, 4th edition, John Wiley and Sons Ltd., Chichester, 2003
Larry D. Wittie, Microprocessors and microcomputers, Encyclopedia of Computer Science, 4th edition, John Wiley and Sons Ltd., Chichester, 2003
Masato Nakazato , Michiko Inoue , Satoshi Ohtake , Hideo Fujiwara, Design for Testability Method to Avoid Error Masking of Software-Based Self-Test for Processors, IEICE - Transactions on Information and Systems, v.E91-D n.3, p.763-770, March 2008
Jean-Loup Baer, Mutual exclusion, Encyclopedia of Computer Science, 4th edition, John Wiley and Sons Ltd., Chichester, 2003
Arquimedes Canedo , Ben A. Abderazek , Masahiro Sowa, Design and implementation of a queue compiler, Microprocessors & Microsystems, v.33 n.2, p.129-138, March, 2009
Eric Cheung , Harry Hsieh , Felice Balarin, Partial order method for timed simulation of system-level MPSoC designs, Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, January 19-22, 2009, Yokohama, Japan
Kanakalata N. , Udayan Banerjee , Shantha Kumar, Performance optimization of SOA based AJAX application, Proceeding of the 2nd annual conference on India software engineering conference, February 23-26, 2009, Pune, India
Nghi Nguyen , Angel Dominguez , Rajeev Barua, Memory allocation for embedded systems with a compile-time-unknown scratch-pad size, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.3, p.1-32, April 2009
Eyad Alkassar , Mark A. Hillebrand , Dirk C. Leinenbach , Norbert W. Schirmer , Artem Starostin , Alexandra Tsyban, Balancing the Load, Journal of Automated Reasoning, v.42 n.2-4, p.389-454, April 2009
Jason E. Fritts , Frederick W. Steiling , Joseph A. Tucek , Wayne Wolf, MediaBench II video: Expediting the next generation of video systems research, Microprocessors & Microsystems, v.33 n.4, p.301-318, June, 2009
Jesper Larsson Träff, What the parallel-processing community has (failed) to offer the multi/many-core generation, Journal of Parallel and Distributed Computing, v.69 n.9, p.807-812, September, 2009
Satish Narayanasamy , Cristiano Pereira , Brad Calder, Software Profiling for Deterministic Replay Debugging of User Code, Proceeding of the 2006 conference on New Trends in Software Methodologies, Tools and Techniques: Proceedings of the fifth SoMeT_06, p.211-230, May 28, 2006
Bert Geelen , Vissarion Ferentinos , Francky Catthoor , Spyridon Toulatos , Gauthier Lafruit , Thanos Stouraitis , Rudy Lauwereins , Diederik Verkest, Exploiting Varying Resource Requirements in Wavelet-based Applications in Dynamic Execution Environments, Journal of Signal Processing Systems, v.56 n.2-3, p.125-139, September 2009
Nicolas Beucher , Normand Bélanger , Yvon Savaria , Guy Bois, High Acceleration for Video Processing Applications Using Specialized Instruction Set Based on Parallelism and Data Reuse, Journal of Signal Processing Systems, v.56 n.2-3, p.155-165, September 2009
Dan Tusaliu , Adrian Neatu , Dan Mancas, Tools used in a distributed learning environment university, Proceedings of the 5th WSEAS/IASME international conference on Engineering education, p.104-109, July 22-24, 2008, Heraklion, Greece
Doosan Cho , Sudeep Pasricha , Ilya Issenin , Nikil D. Dutt , Minwook Ahn , Yunheung Paek, Adaptive scratch pad memory management for dynamic behavior of multimedia applications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.4, p.554-567, April 2009
Mostafa E. Salehi , Sied Mehdi Fakhraie, Quantitative analysis of packet-processing applications regarding architectural guidelines for network-processing-engine development, Journal of Systems Architecture: the EUROMICRO Journal, v.55 n.7-9, p.373-386, July, 2009
Suleyman Malki , Lambert Spaanenburg, A CNN-specific integrated processor, EURASIP Journal on Advances in Signal Processing, 2009, p.1-14, January 2009
Anh T. Tran , Dean N. Truong , Bevan M. Baas, A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.214-223, May 10-13, 2009
Dianne P. O'Leary, Computer Memory and Arithmetic: A Look under the Hood, Computing in Science and Engineering, v.8 n.3, p.54-59, May 2006
B. C. Brock , G. D. Carpenter , E. Chiprout , M. E. Dean , P. L. De Backer , E. N. Elnozahy , H. Franke , M. E. Giampapa , D. Glasco , J. L. Peterson , R. Rajamony , R. Ravindran , F. L. Rawson , R. L. Rockhold , J. Rubio, Experience with building a commodity intel-based ccNUMA system, IBM Journal of Research and Development, v.45 n.2, p.207-227, March 2001
J. H. Moreno , M. Moudgill , K. Ebcioğlu , E. Altman , C. B. Hall , R. Miranda , S.-K. Chen , A. Polyak, Simulation/evaluation environment for a VLIW processor architecture, IBM Journal of Research and Development, v.41 n.3, p.287-302, May 1997
Gopal Pandurangan , Eli Upfal, Entropy-based bounds for online algorithms, ACM Transactions on Algorithms (TALG), v.3 n.1, February 2007
Nikolaos Kavvadias , Spiridon Nikolaidis, Scalable register bypassing for FPGA-based processors, Microprocessors & Microsystems, v.33 n.7-8, p.441-452, October, 2009
Jan Staschulat , Marco Bekooij, Dataflow models for shared memory access latency analysis, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France
Scott S. Sirowy , Bailey Miller , Frank Vahid, Portable SystemC-on-a-chip, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France
Weifeng Xu , Russell Tessier, Tetris-XL: A performance-driven spill reduction technique for embedded VLIW processors, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.3, p.1-40, September 2009
Hong-Zu Chou , Kai-Hui Chang , Sy-Yen Kuo, Handling don't-care conditions in high-level synthesis and application for reducing initialized registers, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization

Additional Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
  B.6 LOGIC DESIGN

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Performance attributes

  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS
      G.1.0 General
          Subjects: Computer arithmetic


General Terms:
Design, Measurement, Performance


REVIEW

"James Van Speybroeck : Reviewer"

This massive and highly detailed work on computer systems and analysis reminds me in some ways of the calculus texts of Apostol and Olmstead. The second edition contains changes demanded by the evolution of the field, but also some conceptual   more...

Collaborative Colleagues:
John L. Hennessy: colleagues
David A. Patterson: colleagues

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2010 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us

Useful downloads: Adobe Acrobat    QuickTime    Windows Media Player    Real Player