Pipeline gating

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Pipeline gating: speculation control for energy reduction

Full text

Pdf (1.59 MB)

Source

International Symposium on Computer Architecture archive
Proceedings of the 25th annual international symposium on Computer architecture table of contents

Barcelona, Spain

Pages: 132 - 141

Year of Publication: 1998

ISBN:0-8186-8491-7

Also published in ...

Authors

Srilatha Manne	University of Colorado, Dept. of Electrical and Computer Engineering, Boulder, CO
Artur Klauser	University of Colorado, Department of Computer Science, Boulder, CO
Dirk Grunwald	University of Colorado, Department of Computer Science, Boulder, CO

Sponsors

IEEE-CS\TCCA : TC on Computer Arhitecture
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

IEEE Computer Society Washington, DC, USA

Bibliometrics

Downloads (6 Weeks): 14, Downloads (12 Months): 45, Citation Count: 116

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/279358.279377 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Thomas D. Burd , Robert W. Brodersen, Processor design for portable systems, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.203-221, Aug./Sept. 1996 [doi>10.1007/BF01130406]
	2	D. Burger and T. M. Austin. The simplescalar tool set, version 2.0. TR 1342, University of Wisconson, June 1997.
	3	Richard Fromm, Stylianos Perissakis, Neal Cardwell, Christoforos Kozyrakis, Bruce McGaughy, and David Patterson. The Energy Efficiency of IRAM Architectures, Technical report, May 1997,
	4	Ricardo Gonzalez and Mark Horowitz. Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid- State Circuits, 31 (9):1277-1284, September 1996.
	5	Dirk Grunwald , Artur Klauser , Srilatha Manne , Andrew Pleszkun, Confidence estimation for speculation control, Proceedings of the 25th annual international symposium on Computer architecture, p.122-131, June 27-July 02, 1998, Barcelona, Spain
	6	Steve Gunther and Suresh Rajgopal. Personal communication.
	7	Erik Jacobsen , Eric Rotenberg , J. E. Smith, Assigning confidence to conditional branch predictions, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.142-152, December 02-04, 1996, Paris, France
	8	Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	9	Mikko H. Lipasti , John Paul Shen, Superspeculative Microarchitecture for Beyond AD 2000, Computer, v.30 n.9, p.59-66, September 1997 [doi>10.1109/2.612250]
	10	S. McFarling. Combining branch predictors. TN 36, DEC- WRL, June 1993.
	11	James Montanaro , Richard T. Witek , Krishna Anne , Andrew J. Black , Elizabeth M. Cooper , Daniel W. Dobberpuhl , Paul M. Donahue , Jim Eno , Gregory W. Hoeppner , David Kruckemyer , Thomas H. Lee , Peter C. M. Lin , Liam Madden , Daniel Murray , Mark H. Pearce , Sribalan Santhanam , Kathryn J. Snyder , Ray Stephany , Stephen C. Thierauf, A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, Digital Technical Journal, v.9 n.1, p.49-62, 1997
	12	Jim Pierce , Trevor Mudge, Wrong-path instruction prefetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.165-175, December 02-04, 1996, Paris, France
	13	James E. Smith, A study of branch prediction strategies, Proceedings of the 8th annual symposium on Computer Architecture, p.135-148, May 12-14, 1981, Minneapolis, Minnesota, United States
	14	Avinash Sodani , Gurindar S. Sohi, Dynamic instruction reuse, Proceedings of the 24th annual international symposium on Computer architecture, p.194-205, June 01-04, 1997, Denver, Colorado, United States

CITED BY 116

	Artur Klauser , Srilatha Manne , Dirk Grunwald, Selective Branch Inversion: Confidence Estimation for Branch Predictors, International Journal of Parallel Programming, v.29 n.1, p.81-110, February 2001
	Dirk Grunwald, Micro-architecture design and control speculation for energy reduction, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
	Christopher J. Hughes , Jayanth Srinivasan , Sarita V. Adve, Saving energy with architectural and frequency adaptations for multimedia applications, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
	R. Iris Bahar , Gianluca Albera , Srilatha Manne, Power and performance tradeoffs using various caching strategies, Proceedings of the 1998 international symposium on Low power electronics and design, p.64-69, August 10-12, 1998, Monterey, California, United States
	J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States
	Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, ACM SIGOPS Operating Systems Review, v.34 n.5, p.105-116, Dec. 2000
	Ramon Canal , Antonio González , James E. Smith, Very low power pipelines using significance compression, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.181-190, December 2000, Monterey, California, United States
	Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, ACM SIGPLAN Notices, v.35 n.11, p.105-116, Nov. 2000
	A. Iyer , D. Marculescu, Power aware microarchitecture resource scaling, Proceedings of the conference on Design, automation and test in Europe, p.190-196, March 2001, Munich, Germany
	Amit Agarwal , Hai Li , Kaushik Roy, DRG-cache: a data retention gated-ground cache for low power, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States
	Daniele Folegnani , Antonio González, Energy-effective issue logic, ACM SIGARCH Computer Architecture News, v.29 n.2, p.230-239, May 2001
	Amir Roth , Gurindar S. Sohi, Register integration: a simple and efficient implementation of squash reuse, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.223-234, December 2000, Monterey, California, United States
	Enric Musoll, Predicting the usefulness of a block result: a micro-architectural technique for high-performance low-power processors, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.238-247, November 16-18, 1999, Haifa, Israel
	Nikolaos Bellas , Ibrahim Hajj , Constantine Polychronopoulos, Using dynamic cache management techniques to reduce energy in a high-performance processor, Proceedings of the 1999 international symposium on Low power electronics and design, p.64-69, August 16-17, 1999, San Diego, California, United States
	Christopher J. Hughes , Praful Kaul , Sarita V. Adve , Rohit Jain , Chanik Park , Jayanth Srinivasan, Variability in the execution of multimedia applications and implications for architecture, ACM SIGARCH Computer Architecture News, v.29 n.2, p.254-265, May 2001
	Tao Li , Lizy Kurian John, Run-time modeling and estimation of operating system power consumption, ACM SIGMETRICS Performance Evaluation Review, v.31 n.1, June 2003
	Kanad Ghose, Reducing energy requirements for instruction issue and dispatch in superscalar microprocessors (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.231-233, July 25-27, 2000, Rapallo, Italy
	Soner Önder , Rajiv Gupta, Load and store reuse using register file contents, Proceedings of the 15th international conference on Supercomputing, p.289-302, June 2001, Sorrento, Italy
	David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000
	Tejas Karkhanis , James E. Smith , Pradip Bose, Saving energy with just in time instruction delivery, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Peter Petrov , Alex Orailoglu, Data cache energy minimizations through programmable tag size matching to the applications, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Steve B. Furber , Aristides Efthymiou , Jim D. Garside , David W. Lloyd , Mike J. G. Lewis , Steve Temple, Power Management in the Amulet Microprocessors, IEEE Design & Test, v.18 n.2, p.42-52, March 2001
	Dan Ernst , Todd Austin, Efficient dynamic scheduling through tag elimination, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
	R. Iris Bahar , Srilatha Manne, Power and energy reduction via pipeline balancing, ACM SIGARCH Computer Architecture News, v.29 n.2, p.218-229, May 2001
	Keith I. Farkas , Jason Flinn , Godmar Back , Dirk Grunwald , Jennifer M. Anderson, Quantifying the energy consumption of a pocket computer and a Java virtual machine, ACM SIGMETRICS Performance Evaluation Review, v.28 n.1, p.252-263, June 2000
	Amirali Baniasadi , Andreas Moshovos, Instruction flow-based front-end throttling for power-aware high-performance processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.16-21, August 2001, Huntington Beach, California, United States
	Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy
	Baruch Solomon , Avi Mendelson , Doron Orenstein , Yoav Almog , Ronny Ronen, Micro-operation cache: a power aware frontend for the variable instruction length ISA, Proceedings of the 2001 international symposium on Low power electronics and design, p.4-9, August 2001, Huntington Beach, California, United States
	Diana Marculescu, Profile-driven code execution for low power dissipation (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.253-255, July 25-27, 2000, Rapallo, Italy
	Russ Joseph , Margaret Martonosi, Run-time power estimation in high performance microprocessors, Proceedings of the 2001 international symposium on Low power electronics and design, p.135-140, August 2001, Huntington Beach, California, United States
	Timothy Sherwood , Brad Calder, Automated design of finite state machine predictors for customized processors, ACM SIGARCH Computer Architecture News, v.29 n.2, p.86-97, May 2001
	Lode Nachtergaele , Vivek Tiwari , Nikil Dutt, System and architecture-level power reduction of microprocessor-based communication and multi-media applications, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Ruchira Sasanka , Christopher J. Hughes , Sarita V. Adve, Joint local and global hardware adaptations for energy, ACM SIGOPS Operating Systems Review, v.36 n.5, December 2002
	Steven Swanson , Luke K. McDowell , Michael M. Swift , Susan J. Eggers , Henry M. Levy, An evaluation of speculative instruction execution on simultaneous multithreaded processors, ACM Transactions on Computer Systems (TOCS), v.21 n.3, p.314-340, August 2003
	Soontae Kim , N. Vijaykrishnan , Mahmut Kandemir , Anand Sivasubramaniam , Mary Jane Irwin, Partitioned instruction cache architecture for energy efficiency, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.2, p.163-185, May 2003
	André Seznec , Eric Toullec , Olivier Rochecouste, Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Enric Musoll, Speculating to reduce unnecessary power consumption, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.4, p.509-536, November 2003
	Trevor Mudge, Power: A First-Class Architectural Design Constraint, Computer, v.34 n.4, p.52-58, April 2001
	Weiping Liao , Lei He, Power modeling and reduction of VLIW processors, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
	Tao Li , Lizy Kurian John, Routine based OS-aware microprocessor resource adaptation for run-time operating system power saving, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Michael C. Huang , Jose Renau , Josep Torrellas, Positional adaptation of processors: application to energy reduction, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Baruch Solomon , Avi Mendelson , Ronny Ronen , Doron Orenstien , Yoav Almog, Micro-operation cache: a power aware frontend for variable instruction length ISA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.801-811, October 2003
	Daniel Chaver , Luis Piñuel , Manuel Prieto , Francisco Tirado , Michael C. Huang, Branch prediction on demand: an energy-efficient solution, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	I. Kadayif , M. Kandemir , G. Chen , N. Vijaykrishnan , M. J. Irwin , A. Sivasubramaniam, Compiler-directed high-level energy estimation and optimization, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.4, p.819-850, November 2005
	Karthik Natarajan , Heather Hanson , Stephen W. Keckler , Charles R. Moore , Doug Burger, Microprocessor pipeline energy analysis, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Saurabh Chheda , Osman Unsal , Israel Koren , C. Mani Krishna , Csaba Andras Moritz, Combining compiler and runtime IPC predictions to reduce energy in next generation architectures, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Akihito Sakanaka , Seiichirou Fujii , Toshinori Sato, A leakage-energy-reduction technique for highly-associative caches in embedded systems, ACM SIGARCH Computer Architecture News, v.32 n.3, p.50-54, June 2004
	Dirk Grunwald , Artur Klauser , Srilatha Manne , Andrew Pleszkun, Confidence estimation for speculation control, ACM SIGARCH Computer Architecture News, v.26 n.3, p.122-131, June 1998
	Peter Petrov , Alex Orailoglu, Application-Specific Instruction Memory Customizations for Power-Efficient Embedded Processors, IEEE Design & Test, v.20 n.1, p.18-25, January 2003
	Dharmesh Parikh , Kevin Skadron , Yan Zhang , Mircea Stan, Power-Aware Branch Prediction: Characterization and Design, IEEE Transactions on Computers, v.53 n.2, p.168-186, February 2004
	Alper Buyuktosunoglu , Tejas Karkhanis , David H. Albonesi , Pradip Bose, Energy efficient co-adaptive instruction fetch and issue, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Gilles Pokam , Olivier Rochecouste , André Seznec , François Bodin, Speculative software management of datapath-width for energy optimization, ACM SIGPLAN Notices, v.39 n.7, July 2004
	Hidenori Sato , Toshinori Sato, A static and dynamic energy reduction technique for I-cache and BTB in embedded processors, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.830-833, January 27-30, 2004, Yokohama, Japan
	Diana Marculescu , Anoop Iyer, Application-driven processor design exploration for power-performance trade-off analysis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	A. Parikh , Soontae Kim , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Instruction Scheduling for Low Power, Journal of VLSI Signal Processing Systems, v.37 n.1, p.129-149, May 2004
	Anoop Iyer , Diana Marculescu, Microarchitecture-level power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.230-239, June 2002
	Yu Bai , R. Iris Bahar, A low-power in-order/out-of-order issue queue, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.2, p.152-179, June 2004
	Dmitry Ponomarev , Gurhan Kucuk , Oguz Ergin , Kanad Ghose, Isolating Short-Lived Operands for Energy Reduction, IEEE Transactions on Computers, v.53 n.6, p.697-709, June 2004
	David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000
	Christine Rochange , Pascal Sainrat, A time-predictable execution mode for superscalar pipelines with instruction prescheduling, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy
	Kugan Vivekanandarajah , Thambipillai Srikanthan , Saurav Bhattacharyya, Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.373-379, January 27-30, 2004, Yokohama, Japan
	Jose Renau , Karin Strauss , Luis Ceze , Wei Liu , Smruti Sarangi , James Tuck , Josep Torrellas, Thread-Level Speculation on a CMP can be energy efficient, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
	Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005
	Zhichun Zhu , Xiaodong Zhang, Look-Ahead Architecture Adaptation to Reduce Processor Power Consumption, IEEE Micro, v.25 n.4, p.10-19, July 2005
	Yen-Jen Chang, Lazy BTB: reduce BTB energy consumption using dynamic profiling, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Aneesh Aggarwal, Reducing latencies of pipelined cache accesses through set prediction, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
	Madhavi G. Valluri , Lizy K. John , Kathryn S. McKinley, Low-power, low-complexity instruction issue using compiler assistance, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
	Juan L. Aragon , Jose Gonzalez , Antonio Gonzalez, Control Speculation for Energy-Efficient Next-Generation Superscalar Processors, IEEE Transactions on Computers, v.55 n.3, p.281-291, March 2006
	Nam Sung Kim , Krisztian Flautner , David Blaauw , Trevor Mudge, Circuit and microarchitectural techniques for reducing cache leakage power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.167-184, February 2004
	Michael D. Powell , Amit Agarwal , T. N. Vijaykumar , Babak Falsafi , Kaushik Roy, Reducing set-associative cache energy via way-prediction and selective direct-mapping, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
	Jinson Koppanalil , Prakash Ramrakhyani , Sameer Desai , Anu Vaidyanathan , Eric Rotenberg, A case for dynamic pipeline scaling, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	Onur Mutlu , Hyesoon Kim , David N. Armstrong , Yale N. Patt, An Analysis of the Performance Impact of Wrong-Path Memory References on Out-of-Order and Runahead Execution Processors, IEEE Transactions on Computers, v.54 n.12, p.1556-1571, December 2005
	Ramon Canal , Antonio González , James E. Smith, Software-Controlled Operand-Gating, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.125, March 20-24, 2004, Palo Alto, California
	David N. Armstrong , Hyesoon Kim , Onur Mutlu , Yale N. Patt, Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.119-128, December 04-08, 2004, Portland, Oregon
	Joseph Sharkey , Alper Buyuktosunoglu , Pradip Bose, Evaluating design tradeoffs in on-chip power management for CMPs, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
	Eric L. Hill , Mikko H. Lipasti, Stall cycle redistribution in a transparent fetch pipeline, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
	Tanausú Ramírez , Alex Pajuelo , Oliverio J. Santana , Mateo Valero, A simple speculative load control mechanism for energy saving, Proceedings of the 2006 workshop on MEmory performance: DEaling with Applications, systems and architectures, p.29-36, September 16-20, 2006, Seattle, Washington
	Chengmo Yang , Alex Orailoglu, Power-efficient instruction delivery through trace reuse, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA
	Veerle Desmet , Lieven Eeckhout , Koen De Bosschere, Improved composite confidence mechanisms for a perceptron branch predictor, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.3, p.143-151, March 2006
	Subash Chandar , Mahesh Mehendale , R. Govindarajan, Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding, Journal of VLSI Signal Processing Systems, v.44 n.3, p.245-267, September 2006
	Patrick Akl , Andreas Moshovos, BranchTap: improving performance with very few checkpoints through adaptive speculation control, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
	Stephen Roderick Hines , Gary Tyson , David Whalley, Addressing instruction fetch bottlenecks by using an instruction register file, ACM SIGPLAN Notices, v.42 n.7, July 2007
	Hans Vandierendonck , Philippe Manet , Thibault Delavallee , Igor Loiselle , Jean-Didier Legat, By-passing the out-of-order execution pipeline to increase energy-efficiency, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
	Albert Meixner , Daniel J. Sorin, Unified microprocessor core storage, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
	Alex Gontmakher , Avi Mendelson , Assaf Schuster, Using fine grain multithreading for energy efficient computing, Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming, March 14-17, 2007, San Jose, California, USA
	Kyriakos Stavrou , Pedro Trancoso, Thermal-aware scheduling for future chip multiprocessors, EURASIP Journal on Embedded Systems, v.2007 n.1, p.40-40, January 2007
	Weiyu Tang , Arun Kejariwal , Alexander V. Veidenbaum , Alexandru Nicolau, A predictive decode filter cache for reducing power consumption in embedded processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.14-es, April 2007
	Ja Chun Ku , Serkan Ozdemir , Gokhan Memik , Yehea Ismail, Thermal management of on-chip caches through power density minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.592-604, May 2007
	Ja Chun Ku , Serkan Ozdemir , Gokhan Memik , Yehea Ismail, Thermal Management of On-Chip Caches Through Power Density Minimization, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.283-293, November 12-16, 2005, Barcelona, Spain
	Christopher J. Hughes , Sarita V. Adve, A Formal Approach to Frequent Energy Adaptations for Multimedia Applications, ACM SIGARCH Computer Architecture News, v.32 n.2, p.138, March 2004
	Murali Annavaram , Ed Grochowski , John Shen, Mitigating Amdahl's Law through EPI Throttling, ACM SIGARCH Computer Architecture News, v.33 n.2, p.298-309, May 2005
	Onur Mutlu , Hyesoon Kim , Yale N. Patt, Techniques for Efficient Processing in Runahead Execution Engines, ACM SIGARCH Computer Architecture News, v.33 n.2, p.370-381, May 2005
	Reinaldo Bergamaschi , Guoling Han , Alper Buyuktosunoglu , Hiren Patel , Indira Nair , Gero Dittmann , Geert Janssen , Nagu Dhanwada , Zhigang Hu , Pradip Bose , John Darringer, Exploring power management in multi-core systems, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Weidong Wang , Anand Raghunathan , Ganesh Lakshminarayana , Niraj K. Jha, Input Space Adaptive Embedded Software Synthesis, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.711, January 07-11, 2002
	Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.81, December 03-05, 2003
	Mafijul Md. Islam , Magnus Själander , Per Stenström, Early detection and bypassing of trivial operations to improve energy efficiency of processors, Microprocessors & Microsystems, v.32 n.4, p.183-196, June, 2008
	Frederico Pratas , Georgi Gaydadjiev , Mladen Berekovic , Leonel Sousa , Stefanos Kaxiras, Low power microarchitecture with instruction reuse, Proceedings of the 2008 conference on Computing frontiers, May 05-07, 2008, Ischia, Italy
	Tanausú Ramírez , Alex Pajuelo , Oliverio J. Santana , Mateo Valero, Energy saving through a simple load control mechanism, ACM SIGARCH Computer Architecture News, v.35 n.4, September 2007
	Amit Golander , Shlomo Weiss, Hiding the misprediction penalty of a resource-efficient high-performance processor, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-32, January 2008
	Xiaodong Li , Ritu Gupta , Sarita V. Adve , Yuanyuan Zhou, Cross-component energy management: Joint adaptation of processor and memory, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.3, p.14-es, September 2007
	Sung Woo Chung , Kevin Skadron, On-Demand Solution to Minimize I-Cache Leakage Energy with Maintaining Performance, IEEE Transactions on Computers, v.57 n.1, p.7-24, January 2008
	Seiichiri Fujii , Akihito Sakanaka , Akihiro Chiyonobu , Toshinori Sato, A leakage-energy-reduction technique for cache memories in embedded processors, Journal of Embedded Computing, v.2 n.1, p.49-55, January 2006
	Ali Mahjur , Mahmud Taghizadeh , Amir Hossein Jahangir, Lazy instruction scheduling: keeping performance, reducing power, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
	Byung-Soo Choi , Jun-Dong Cho, Partial resolution for redundant operation table, Microprocessors & Microsystems, v.32 n.2, p.79-94, March, 2008
	Roger Kahn , Shlomo Weiss, Thrifty BTB: A comprehensive solution for dynamic power reduction in branch target buffers, Microprocessors & Microsystems, v.32 n.8, p.425-436, November, 2008
	Hans Vandierendonck , André Seznec, Speculative return address stack management revisited, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.3, p.1-20, November 2008
	Mohammad Ghasemazar , Behnam Amelifard , Massoud Pedram, A mathematical solution to power optimal pipeline design by utilizing soft edge flip-flops, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
	Mohammad Ghasemazar , Massoud Pedram, Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
	Dongsoo Kang , Chen Liu , Jean-Luc Gaudiot, The impact of speculative execution on SMT processors, International Journal of Parallel Programming, v.36 n.4, p.361-385, August 2008
	Fabio Frustaci , Pasquale Corsonello , Stefania Perri , Giuseppe Cocorullo, Techniques for leakage energy reduction in deep submicrometer cache memories, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1238-1249, November 2006
	Stephen Roderick Hines , Yuval Peress , Peter Gavin , David Whalley , Gary Tyson, Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE), ACM SIGPLAN Notices, v.44 n.7, July 2009
	Kuan-Wei Cheng , Tzong-Yen Lin , Rong-Guey Chang, Profile-based dynamic pipeline scaling, The Journal of Supercomputing, v.48 n.2, p.210-226, May 2009
	Andrew Herdrich , Ramesh Illikkal , Ravi Iyer , Don Newell , Vineet Chadha , Jaideep Moses, Rate-based QoS techniques for cache/memory in CMP platforms, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
	Krishna K. Rangan , Gu-Yeon Wei , David Brooks, Thread motion: fine-grained power management for multi-core systems, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009