Switcherland: a QoS communication architecture for workstation clusters

ABSTRACT

Computer systems have become powerful enough to process continuous data streams such as video or animated graphics. While processing power and communication bandwidth of today's systems typically are sufficient, quality of service (QoS) guarantees as required for handling such data types cannot be provided by these systems in adequate ways.We present Switcherland, a scalable communication architecture based on crossbar switches that provides QoS guarantees for workstation clusters in the form of reserved bandwidth and bounded transmission delays. Similar to the ATM technology Switcherland provides QoS guarantees with the help of service classes, that is, data transfers are characterized as variable bit rate traffic or constant bit rate traffic. However, unlike LAN technologies, Switcherland is optimized for cluster computing in that (i) it serves as a backplane interconnection fabric as well as a LAN, (ii) it extends support for service classes by also covering the end nodes of the network, (iii) it provides low latency in the order of one microsecond per switch, and (iv) it uses a communication model based on a global memory to simplify programming.

REFERENCES

• 1: T. Anderson, S. Owicki, J. Saxe, C. Thacker. High Speed Switch Scheduling for Local Area Networks. Report no. 99, Digital Equipment Corporation, Systems Research Center, April 1993.
• 2: G. Babic, A. Durresi, R. Jain, J. Dolske, S. Shahpurwala. ATM Switch Performance Testing Experiences, ATM Forum/97-O 178R 1, April 1997, http://www.cis.ohio-state.edu/--j ain/atmf/a-0178r I .htm.
• 3: Nanette J. Boden , Danny Cohen , Robert E. Felderman , Alan E. Kulawik , Charles L. Seitz , Jakov N. Seizovic , Wen-King Su, Myrinet: A Gigabit-per-Second Local Area Network, IEEE Micro, v.15 n.1, p.29-36, February 1995 [doi>10.1109/40.342015]
• 4: M. Galles. Scalable Pipelined Interconnect for Distributed Endpoint Routing - The SGI Spider Chip, Silicon Graphics, White Paper, 1996, http://www.sgi.com/ Technology/spider_paper/spider_paper.html.
• 5: Davib B. Gustavson, The Scalable Coherent Interface and Related Standards Projects, IEEE Micro, v.12 n.1, p.10-22, January 1992 [doi>10.1109/40.124376]
• 6: Mark Hayter , Derek McAuley, The desk area network, ACM SIGOPS Operating Systems Review, v.25 n.4, p.14-21, Oct. 1991 [doi>10.1145/122098.122100]
• 7: Robert W. Horst, TNet: A Reliable System Area Network, IEEE Micro, v.15 n.1, p.37-45, February 1995 [doi>10.1109/40.342016]
• 8: M. Karol, M. Hluchyi, S. Morgan. Input versus Output Queuing on a Space-Division Packet Switch. IEEE Transactions on Communications, C-35(12):1347-1356, December 1987.
• 9: M. Katevenis. Telegraphos: High-Speed Communications Architecture for Parallel and Distributed Computer Systems. Technical Report 123, Foundation for Research and Technology, Heraklio, Crete, 1994.
• 10: H. Kung, R. Morris. Credit-Based Flow Control for ATM Networks. IEEE Network, 40-48, March/April 1995.
• 11: Clint Jurgens, Fibre Channel: A Connection to the Future, Computer, v.28 n.8, p.88-90, August 1995 [doi>10.1109/2.402088]
• 12: Ruby B. Lee, Accelerating Multimedia with Enhanced Microprocessors, IEEE Micro, v.15 n.2, p.22-32, April 1995 [doi>10.1109/40.372347]
• 13: Alex Peleg , Uri Weiser, MMX Technology Extension to the Intel Architecture, IEEE Micro, v.16 n.4, p.42-50, August 1996 [doi>10.1109/40.526924]
• 14: A. Widmer, P. Franaszek. A DC-Balalanced, Partitioned- Block, 8B/lOB Transmission Code. IBM Journal of Research and Development, 27(5):440-451, September 1983.
• 15: K. Ramakrishnan, P. Newman. Integration of Rate and Credit Schemes for ATM Flow Control. IEEE Network, 49- 56, March/April 1995.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.3 Microcomputers
          Subjects: Workstations

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS