Performance characterization of a Quad Pentium Pro SMP using OLTP workloads

ABSTRACT

Commercial applications are an important, yet often overlooked, workload with significantly different characteristics from technical workloads. The potential impact of these differences is that computers optimized for technical workloads may not provide good performance for commercial applications, and these applications may not fully exploit advances in processor design. To evaluate these issues, we use hardware counters to measure architectural features of a four-processor Pentium Pro-based server running a TPC-C-like workload on an Informix database. We examine the effectiveness of out-of-order execution, branch prediction, speculative execution, superscalar issue and retire, caching and multiprocessor scaling. We find that out-of-order execution, superscalar issue and retire, and branch prediction are not as effective for database workloads as they are for technical workloads, such as SPEC. We find that caches are effective at reducing processor traffic to memory; even larger caches would be helpful to satisfy more data requests. Multiprocessor scaling of this workload is good, but even modest bus utilization degrades application memory latency, limiting database throughput.

REFERENCES

• 1: L. Barroso and K. Gharachorloo. "System design considerations for a commercial application environment," presented at the First Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW '98), in conjunction with the Fourth High Performance Computer Architecture Conference (HPCA-4), February 1998.
• 2: Dileep Bhandarkar , Jason Ding, Performance Characterization of the Pentium® Pro Processor, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.288, February 01-05, 1997
• 3: R.P. Colwell and R. L. Steck. "A 0.6um BiCMOS processor with dynamic execution," In International Solid State Circuits Conference (ISSCC) Digest of Technical Papers, February 1995, pages 176-177.
• 4: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 5: Zarka Cvetanovic , Dileep Bhandarkar, Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.270, February 03-07, 1996
• 6: Z. Cvetanovic and D. D. Donaldson. "AlphaServer 4100 performance characterization." Digital Technical Journal. 8(4):3-20, 1996,
• 7: Jim Gray, Benchmark Handbook: For Database and Transaction Processing Systems, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1992
• 8: L. Gwennap. "Intel's P6 uses decoupled superscalar design." Microprocessor Report, 9(2):9-15, 1995.
• 9: R.B. Hilgendorf and G. J. Heim. "Evaluating branch prediction methods for an $390 processor using traces from commercial application workloads," presented at CAECW '98, in conjunction with HPCA-4, February 1998.
• 10: lnformix OnLine Dynamic Server Administrator's Guide, Vol. 1 and Vol. 2., Informix Corporation.
• 11: Intel Corporation.Pentium Pro family developer's manual, volume 3: Operating system writer's manual. Intel Corporation, 1996, Order number 242692.
• 12: Intel ISV Performance Labs. "'Scaling," white paper, March 1998.
• 13: Kimberly Keeton , David A. Patterson , Yong Q He , Roger C. Raphael , Walter E. Baker, Performance Characterization of the Quad Pentium Pro SMP Using OLTP, University of California at Berkeley, Berkeley, CA, 1999
• 14: K. Keeton and D. A. Patterson. "The impact of hardware and software configuration on computer architecture performance evaluation," presented at CAECW '98, in conjunction with HPCA-4, February 1998.
• 15: Ann Marie Grizzaffi Maynard , Colette M. Donnelly , Bret R. Olszewski, Contrasting characteristics and cache performance of technical and multi-user commercial workloads, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.145-156, October 05-07, 1994, San Jose, California, United States
• 16: L. McVoy and C. Staelin. "lmbench: Portable tools for performance analysis." In Proc. of the USENIX 1996 Annual Technical Conference, January 1996.
• 17: G. Papadopoulos. "How I learned to stop worrying and love shared memory?" Keynote speech at HPCA-3, Feb., 1997.
• 18: Greg Papadopoulos, Mainstream Parallelism: Taking Sides on the SMP/MPP/Cluster Debate, Proceedings of the First International Euro-Par Conference on Parallel Processing, p.3, August 29-31, 1995
• 19: David B. Papworth, Tuning the Pentium Pro Microarchitecture, IEEE Micro, v.16 n.2, p.8-15, April 1996 [doi>10.1109/40.491458]
• 20: David A. Patterson , John L. Hennessy, Computer organization and design (2nd ed.): the hardware/software interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 21: Sharon E. Perl , Richard L. Sites, Studies of Windows NT performance using dynamic execution traces, Proceedings of the second USENIX symposium on Operating systems design and implementation, p.169-183, October 29-November 01, 1996, Seattle, Washington, United States
• 22: J. A. Rice. Mathematical statistics and data analysis. Duxbury Press, 1995.2nd edition.
• 23: T. Romer, et al. "Instrumentation and optimization of Win32/Intel executables using Etch," In Proc. of the USENIX Windows NT Workshop, pages 1-7, August 1997.
• 24: M. Rosenblum , E. Bugnion , S. A. Herrod , E. Witchel , A. Gupta, The impact of architectural trends on operating system performance, Proceedings of the fifteenth ACM symposium on Operating systems principles, p.285-298, December 03-06, 1995, Copper Mountain, Colorado, United States
• 25: Per Stenström , Erik Hagersten , David J. Lilja , Margaret Martonosi , Madan Venugopal, Trends in Shared Memory Multiprocessing, Computer, v.30 n.12, p.44-50, December 1997 [doi>10.1109/2.642814]
• 26: Josep Torrellas , Anoop Gupta , John Hennessy, Characterizing the caching and synchronization performance of a multiprocessor operating system, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.162-174, October 12-15, 1992, Boston, Massachusetts, United States
• 27: Thin-Fong Tsuei , Allan N. Packer , Keng-Tai Ko, Database buffer size investigation for OLTP workloads, Proceedings of the 1997 ACM SIGMOD international conference on Management of data, p.112-122, May 11-15, 1997, Tucson, Arizona, United States
• 28: S. Unlu. Personal communication, February 1998.
• 29: Tse-Yu Yeh , Yale N. Patt, Two-level adaptive training branch prediction, Proceedings of the 24th annual international symposium on Microarchitecture, p.51-61, September 1991, Albuquerque, New Mexico, Puerto Rico [doi>10.1145/123465.123475]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Measurement techniques

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

General Terms:
Performance