Shared memory implementation of a parallel switch-level circuit simulator

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Shared memory implementation of a parallel switch-level circuit simulator

Full text

Pdf (981 KB)

Source

Workshop on Parallel and Distributed Simulation archive
Proceedings of the twelfth workshop on Parallel and distributed simulation table of contents

Banff, Alberta, Canada

Pages: 134 - 141

Year of Publication: 1998

ISBN:0-8186-8457-7

Also published in ...

Authors

Yu-an Chen	Computer Science Department, University of California at Los Angeles, Los Angeles, CA
Rajive Bagrodia	Computer Science Department, University of California at Los Angeles, Los Angeles, CA

Sponsors

SIGSIM: ACM Special Interest Group on Simulation and Modeling
SCS : Society for Computer Simulation
IEEE-CS\TCSIM : TC on Simulation

Publisher

IEEE Computer Society Washington, DC, USA

Bibliometrics

Downloads (6 Weeks): 5, Downloads (12 Months): 19, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/278008.278025 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Yu-an Chen , Vikas Jha , Rajive Bagrodia, A multidimensional study on the feasibility of parallel switch-level circuit simulation, Proceedings of the eleventh workshop on Parallel and distributed simulation, p.46-54, June 10-13, 1997, Lockenhaus, Austria
	2	Jeffrey M. Arnold. Parallel simulation of digital circuits. MIT/LCS/TR-333, Computer Science Department, MIT, Cambridge, MA, February 1985.
	3	R. L. Bagrodia , Wen-Toh Liao, Maisie: A Language for the Design of Efficient Discrete-Event Simulations, IEEE Transactions on Software Engineering, v.20 n.4, p.225-238, April 1994 [doi>10.1109/32.277572]
	4	Rajive Bagrodia , Richard Meyer , Mineo Takai , Yu-an Chen , Xiang Zeng , Jay Martin , Ha Yoon Song, Parsec: A Parallel Simulation Environment for Complex Systems, Computer, v.31 n.10, p.77-85, October 1998 [doi>10.1109/2.722293]
	5	Mary L. Bailey , Jack V. Briner, Jr. , Roger D. Chamberlain, Parallel logic simulation of VLSI systems, ACM Computing Surveys (CSUR), v.26 n.3, p.255-294, Sept. 1994 [doi>10.1145/185403.185424]
	6	K.M. Chandy and R. Sherman. The conditional event approach to distributed simulation. In Distributed Simulation Conference, Miami, 1989.
	7	Jason Cong , Zheng Li , Rajive Bagrodia, Acyclic multi-way partitioning of Boolean networks, Proceedings of the 31st annual conference on Design automation, p.670-675, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196609]
	8	Samir Das , Richard Fujimoto , Kiran Panesar , Don Allison , Maria Hybinette, GTW: a time warp system for shared memory multiprocessors, Proceedings of the 26th conference on Winter simulation, p.1332-1339, December 11-14, 1994, Orlando, Florida, United States
	9	C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th conference on Design automation, p.175-181, January 1982
	10	Jack Vedder Briner, Jr. Parallel Mixed-Level Simulation of Digital Circuits Using Virtual Time. Ph.d. thesis, Duke University, August 1990.
	11	Vikas Jha , Rajive Bagrodia, A performance evaluation methodology for parallel simulation protocols, Proceedings of the tenth workshop on Parallel and distributed simulation, p.180-185, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	12	Vikas Jha , Rajive L. Bagrodia, Transparent implementation of conservative algorithms in parallel simulation languages, Proceedings of the 25th conference on Winter simulation, p.677-686, December 12-15, 1993, Los Angeles, California, United States [doi>10.1145/256563.256814]
	13	Jörg Keller , Thomas Rauber , Bernd Rederlechner, Conservative circuit simulation on shared-memory multiprocessors, Proceedings of the tenth workshop on Parallel and distributed simulation, p.126-134, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	14	Stig Kofoed. Portable multitasking in c. Dr. Dobb's Journal, December 1995.
	15	Peter A. MacKenzie , Carl Tropper, Parallel simulation of billiard balls using shared variables, Proceedings of the tenth workshop on Parallel and distributed simulation, p.190-195, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	16	Jayadev Misra, Distributed discrete-event simulation, ACM Computing Surveys (CSUR), v.18 n.1, p.39-65, March 1986 [doi>10.1145/6462.6485]
	17	R. B. Mueller-Thurns , D. G. Saab , J. A. Abraham, Design of a scalable parallel switch-level simulator for VLSI, Proceedings of the 1990 conference on Supercomputing, p.615-624, October 1990, New York, New York, United States
	18	Larry Soule and Anoop Gupta. An evaluation of the Chandy-Misra-Bryant algorithm for digital logic simulation. In Proceedings o} the 6th Workshop on Parallel and Distributed Simulation, SCS, pages 129-1:t8, Newport Beach, CA, January 1992.
	19	Christopher J. Terman. Rsim- a logic-level timing simulator. In Proceedings of the IEEE Intl. Conf. on Computer-Aided Design, pages 437-440, October 1983.

CITED BY 7

	Brian Unger , Zhonge Xiao , John Cleary , Jya-Jang Tsai , Carey Williamson, Parallel shared-memory simulator performance for large ATM networks, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.10 n.4, p.358-391, Oct. 2000
	Richard A. Meyer , Jay M. Martin , Rajive L. Bagrodia, Slow memory: the rising cost of optimism, Proceedings of the fourteenth workshop on Parallel and distributed simulation, p.45-52, May 28-31, 2000, Bologna, Italy
	Girindra D. Sharma , Radharamanan Radhakrishnan , Umesh Kumar V. Rajasekaran , Nael Abu-Ghazaleh , Philip A. Wilsey, Time Warp simulation on clumps, Proceedings of the thirteenth workshop on Parallel and distributed simulation, p.174-181, May 01-04, 1999, Atlanta, Georgia, United States
	Sushil K. Prasad , Nikhil Junankar, Parallelizing a sequential logic simulator using an optimistic framework based on a global parallel heap event queue: an experience and performance report, Proceedings of the fourteenth workshop on Parallel and distributed simulation, p.111-118, May 28-31, 2000, Bologna, Italy
	Rajive L. Bagrodia , Mineo Takai, Performance Evaluation of Conservative Algorithms in Parallel Simulation Languages, IEEE Transactions on Parallel and Distributed Systems, v.11 n.4, p.395-411, April 2000
	Rajive Bagrodia , Richard Meyer , Mineo Takai , Yu-an Chen , Xiang Zeng , Jay Martin , Ha Yoon Song, Parsec: A Parallel Simulation Environment for Complex Systems, Computer, v.31 n.10, p.77-85, October 1998
	Rajive L. Bagrodia, Parallel Languages for Discrete-Event Simulation Models, IEEE Computational Science & Engineering, v.5 n.2, p.27-38, April 1998