Speculative execution model with duplication

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Speculative execution model with duplication

Full text

Pdf (988 KB)

Source

International Conference on Supercomputing archive
Proceedings of the 12th international conference on Supercomputing table of contents

Melbourne, Australia

Pages: 321 - 328

Year of Publication: 1998

ISBN:0-89791-998-X

Authors

Kei Hiraki	Department of Information Science, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-0033 Japan
Junji Tamatsukuri	Department of Information Science, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-0033 Japan
Takashi Matsumoto	Department of Information Science, University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo 113-0033 Japan

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 16, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/277830.277907 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	T. Matsumoto, T. Tanaka, T. Moriyama, and S. Uzuhara: MiSC: A Mechanism for integrated Synchronization and Communication Using Snoop Caches. Proc. of the 1991 Int. Conf. on Parallel Processing, Vol. 1, pp. 161-170, 1991.
	2	Junji Tamatsukuri , Takashi Matsumoto , Kei Hiraki., "On-Chip Parallel Architecture for Runtime Loop Restructuring" ,Technical Report TR- 04,University of Tokyo, 1997
	3	Kazuki Yoshizoe, "Java Virtual Machine which speculatively executes loops in parallel", Bachelor Thesis, Department of information science, University of Tokyo, 1997.
	4	Sunah Lee , Rajiv Gupta, Executing loops on a fine-grained MIMD architecture, Proceedings of the 24th annual international symposium on Microarchitecture, p.199-205, September 1991, Albuquerque, New Mexico, Puerto Rico [doi>10.1145/123465.123505]
	5	Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy
	6	Doug Burger , Stefanos Kaxiras , James R. Goodman, DataScalar architectures, Proceedings of the 24th annual international symposium on Computer architecture, p.338-349, June 01-04, 1997, Denver, Colorado, United States
	7	M. Franklin , G. Sohi: ARB:A Hardware Mechanism for Dynamic Reordering of Memory References. Technical report on University of Wisconsin-Madison, 1995
	8	Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy
	9	Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	10	Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.2-11, October 01-04, 1996, Cambridge, Massachusetts, United States
	11	Jeffrey Oplinger , David Heine , Shih Liao , Basem A. Nayfeh , Monica S. Lam , Kunle Olukotun, Software and Hardware for Exploiting Speculative Parallelism with a Multiprocessor, Stanford University, Stanford, CA, 1997
	12	Jenn-Yuan Tsai , Pen-Chung Yew, The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.35, October 20-23, 1996
	13	R. M. Tomasulo: An efficient algorithm for exploring multiple arithmetic units, IBM Journal of Research and Development, Vol. 11, No. 1, pp. 25-33, 1967.
	14	M. D. Smith , M. Johnson , M. A. Horowitz, Limits on multiple instruction issue, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.290-302, April 03-06, 1989, Boston, Massachusetts, United States
	15	D. J. Kuck , R. H. Kuhn , D. A. Padua , B. Leasure , M. Wolfe, Dependence graphs and compiler optimizations, Proceedings of the 8th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.207-218, January 26-28, 1981, Williamsburg, Virginia [doi>10.1145/567532.567555]
	16	R. Eickemeyer, S. Vassiliadis: A load-instruction unit for pipelined processors. IBM Journal of Research and Development, Vol. 37, No. 4, pp. 547- 524, 1993.
	17	Monica S. Lam , Robert P. Wilson, Limits of control flow on parallelism, Proceedings of the 19th annual international symposium on Computer architecture, p.46-57, May 19-21, 1992, Queensland, Australia
	18	S. Damianakis, K. Li, A. Rogers: An Analysis of a Combined Hardware-software Mechanism for Speculative Loads. Technical Report No. 455 on Princeton University, 1994
	19	J. K. F. Lee, A. J. Smith : Branch Prediction Strategies and Branch Target Buffer Design. IEEE Computer, Vol. 17 (January 1984), pp. 6- 22.
	20	Mikko H. Lipasti , Christopher B. Wilkerson , John Paul Shen, Value locality and load value prediction, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.138-147, October 01-04, 1996, Cambridge, Massachusetts, United States
	21	Pradeep K. Dubey , Kevin O'Brien , Kathryn M. O'Brien , Charles Barton, Single-program speculative multithreading (SPSM) architecture: compiler-assisted fine-grained multithreading, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.109-121, June 27-29, 1995, Limassol, Cyprus
	22	K. Ebcioglu, E. R. Altman: DAISY:Dynamic Compilation for 100% Architectural Compatibility, IBM Reserch Report RC 20538, 1996.