A general algorithm for tiling the register level

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A general algorithm for tiling the register level

Full text

Pdf (1.17 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 12th international conference on Supercomputing table of contents

Melbourne, Australia

Pages: 133 - 140

Year of Publication: 1998

ISBN:0-89791-998-X

Authors

M. Jiménez	Departamento de Arquitectura de Computadores, Universitat Politècnica de Catalunya
J. M. Llabería	Departamento de Arquitectura de Computadores, Universitat Politècnica de Catalunya
A. Fernández	Departamento de Arquitectura de Computadores, Universitat Politècnica de Catalunya
E. Morancho	Departamento de Arquitectura de Computadores, Universitat Politècnica de Catalunya

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 17, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/277830.277859 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	David Callahan , Steve Carr , Ken Kennedy, Improving register allocation for subscripted variables, Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, p.53-65, June 1990, White Plains, New York, United States
	2	Steven Mark Carr, Memory-hierarchy management, Rice University, Houston, TX, 1993
	3	Steve Carr, Combining Optimization for Cache and Instruction-Level Parallelism, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.238, October 20-23, 1996
	4	S. Carr , K. Kennedy, Compiler blockability of numerical algorithms, Proceedings of the 1992 ACM/IEEE conference on Supercomputing, p.114-124, November 16-20, 1992, Minneapolis, Minnesota, United States
	5	Steve Carr , Kathryn S. McKinley , Chau-Wen Tseng, Compiler optimizations for improving data locality, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.252-262, October 05-07, 1994, San Jose, California, United States
	6	P. Havlak , K. Kennedy, An Implementation of Interprocedural Bounded Regular Section Analysis, IEEE Transactions on Parallel and Distributed Systems, v.2 n.3, p.350-360, July 1991 [doi>10.1109/71.86110]
	7	F. Irigoin , R. Triolet, Supernode partitioning, Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.319-329, January 10-13, 1988, San Diego, California, United States [doi>10.1145/73560.73588]
	8	M. Jim6nez, J.M. Llaberfa, A. Fernfindez, E. Morancho. A Unified Transformation Technique for Multilevel Blocking. Technical Report UPC-DAC- 1995-51, Dept. of Computer Architecture, Universidad Polit6cnica de Catalunya, Dec 1995.
	9	M. Jim6nez, J.M. Llaberia, A. Fernfindez, E. Morancho. Index Set Splitting to Exploit Data Locality at the Register Level. Technical Report UPC-DAC-1996-49, Dept. of Computer Architecture, Universidad Polit6cnica de Catalunya, Oct 1996.
	10	M. Jim6nez, J.M. Llaberfa, A. Fern,/mdez. Loop Bounds Computation for Multilevel Tiling. 6th Euromicro Workshop on Parallel and Distributed Processing (PDP'98). Jan 1998, pp. 445-452.
	11	M. Jiménez , A. Fernández, Performance Evaluation of Tiling for the Register Level, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.254, January 31-February 04, 1998
	12	Ken Kennedy , Kathryn S. McKinley, Optimizing for parallelism and data locality, Proceedings of the 6th international conference on Supercomputing, p.323-334, July 19-24, 1992, Washington, D. C., United States [doi>10.1145/143369.143427]
	13	M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, United States
	14	Monica D. Lam , Edward E. Rothberg , Michael E. Wolf, The cache performance and optimizations of blocked algorithms, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.63-74, April 08-11, 1991, Santa Clara, California, United States
	15	J.J Navarro, A. Juan, M. Valero, J.M. Llaberia, T. Lang. Multilevel Orthogonal Blocking for Dense Linear Algebra Computations. IEEE Computer Society TC on Computer Architecture Newsletter, Fall 1993, pp. 10-14.
	16	Juan J. Navarro , Toni Juan , Tomás Lang, MOB forms: a class of multilevel block algorithms for dense linear algebra operations, Proceedings of the 8th international conference on Supercomputing, p.354-363, July 11-15, 1994, Manchester, England [doi>10.1145/181181.181561]
	17	B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, United States [doi>10.1145/192724.192731]
	18	Jack Dongarra , Robert Schreiber, Automatic Blocking of Nested Loops, University of Tennessee, Knoxville, TN, 1990
	19	M. Wolf. Improving Locality and Parallelism in Nested Loops. Technical Report CSL-TR-92-538, Stanford University, Aug 1992.
	20	Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada
	21	M. E. Wolf , M. S. Lam, A Loop Transformation Theory and an Algorithm to Maximize Parallelism, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.452-471, October 1991 [doi>10.1109/71.97902]
	22	Michael E. Wolf , Dror E. Maydan , Ding-Kai Chen, Combining loop transformations considering caches and scheduling, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.274-286, December 02-04, 1996, Paris, France
	23	Michael Joseph Wolfe , Carter Shanklin , Leda Ortega, High Performance Compilers for Parallel Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
	24	M. Wolfe, More iteration space tiling, Proceedings of the 1989 ACM/IEEE conference on Supercomputing, p.655-664, November 12-17, 1989, Reno, Nevada, United States [doi>10.1145/76263.76337]