Design and analysis of power distribution networks in PowerPC microprocessors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Design and analysis of power distribution networks in PowerPC microprocessors

Full text

Pdf (904 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 35th annual Design Automation Conference table of contents

San Francisco, California, United States

Pages: 738 - 743

Year of Publication: 1998

ISBN:0-89791-964-5

Authors

Abhijit Dharchoudhury	Advanced Tools Group, Advanced System Technologies Lab, Motorola, Austin, TX
Rajendran Panda	Advanced Tools Group, Advanced System Technologies Lab, Motorola, Austin, TX
David Blaauw	Advanced Tools Group, Advanced System Technologies Lab, Motorola, Austin, TX
Ravi Vaidyanathan	Advanced Tools Group, Advanced System Technologies Lab, Motorola, Austin, TX
Bogdan Tutuianu	Somerset Design Center, Austin, TX
David Bearden	Somerset Design Center, Austin, TX

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 15, Downloads (12 Months): 64, Citation Count: 53

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/277044.277229 What is a DOI?

ABSTRACT

We present a methodology for the design and analysis of power grids in the PowerPC™ microprocessors. The methodology covers the need for power grid analysis across all stages of the design process. A case study showing the application of this methodology to the PowerPC™ 750 microprocessor is presented.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Black J.R.Electromigration failure modes in aluminum metallization for semiconductor devices.Proc. IEEE. pp. Sept 1969.
	2	S. Chowdhry et al. Estimation of maximum currents in MOS IC logic circuits. IEEE Trans CAD, pp.642-654, June 1990.
	3	H. Kriplani et al. Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: algorithms, signal and their resolution, lEEE CAD, pp.998-1012,Aug 1995.
	4	Angela Krstić , Kwang-Ting Cheng, Vector generation for maximum instantaneous current through supply lines for CMOS circuits, Proceedings of the 34th annual conference on Design automation, p.383-388, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266176]
	5	Power Mill User Guide, Synopsys Inc., 1997.
	6	RailMill User Guide, Synopsys Inc., 1997.
	7	Golub, G and Van Loan, C.Matgrix Computations. The Jobns Hopkins Univ. Press, 1989.

CITED BY 53

	Sachio Hayashi , Masaaki Yamada, EMI-noise analysis under ASIC design environment, Proceedings of the 1999 international symposium on Physical design, p.16-21, April 12-14, 1999, Monterey, California, United States
	G. Bai , S. Bobba , I. N. Hajj, Simulation and optimization of the power distribution network in VLSI circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Rajendran Panda , David Blaauw , Rajat Chaudhry , Vladimir Zolotov , Brian Young , Ravi Ramaraju, Model and analysis for combined package and on-chip power grid simulation, Proceedings of the 2000 international symposium on Low power electronics and design, p.179-184, July 25-27, 2000, Rapallo, Italy
	Sani R. Nassif, Modeling and forecasting of manufacturing variations (embedded tutorial), Proceedings of the 2001 conference on Asia South Pacific design automation, p.145-150, January 2001, Yokohama, Japan
	Sani R. Nassif , Joseph N. Kozhaya, Fast power grid simulation, Proceedings of the 37th conference on Design automation, p.156-161, June 05-09, 2000, Los Angeles, California, United States
	Yu Min Lee , Charlie Chung Ping Chen, Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Hui Zheng , Lawrence T. Pileggi, Modeling and analysis of regular symmetrically structured power/ground distribution networks, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Jaesik Lee , Ki-Wook Kim , Sung-Mo Kang, VeriCDF: a new verification methodology for charged device failures, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Tsung-Hao Chen , Charlie Chung-Ping Chen, Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods, Proceedings of the 38th conference on Design automation, p.559-562, June 2001, Las Vegas, Nevada, United States
	Srinivas Bodapati , Farid Najm, Frequency-domain supply current macro-model, Proceedings of the 2001 international symposium on Low power electronics and design, p.295-298, August 2001, Huntington Beach, California, United States
	Srinivas Bodapati , Farid N. Najm, High-level current macro-model for power-grid analysis, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Joon-Seo Yim , Seong-Ok Bae , Chong-Min Kyung, A floorplan-based planning methodology for power and clock distribution in ASICs, Proceedings of the 36th ACM/IEEE conference on Design automation, p.766-771, June 21-25, 1999, New Orleans, Louisiana, United States
	Janet M. Wang , Tuyen V. Nguyen, Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources, Proceedings of the 37th conference on Design automation, p.247-252, June 05-09, 2000, Los Angeles, California, United States
	Rajendran Panda , Savithri Sundareswaran , David Blaauw, On the interaction of power distribution network with substrate, Proceedings of the 2001 international symposium on Low power electronics and design, p.388-393, August 2001, Huntington Beach, California, United States
	Joseph N. Kozhaya , Sani R. Nassif , Farid N. Najm, Multigrid-like technique for power grid analysis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Dionysios Kouroussis , Farid N. Najm, A static pattern-independent technique for power grid voltage integrity verification, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Hongyu Chen , Chung-Kuan Cheng , Andrew B. Kahng , Makoto Mori , Qinke Wang, Optimal planning for mesh-based power distribution, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.444-449, January 27-30, 2004, Yokohama, Japan
	Min Zhao , Kaushik Gala , Vladimir Zolotov , Yuhong Fu , Rajendran Panda , R. Ramkumar , Bhuwan Agrawal, Worst case clock skew under power supply variations, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA
	Sachin S. Sapatnekar , Haihua Su, Analysis and Optimization of Power Grids, IEEE Design & Test, v.20 n.3, p.7-15, May 2003
	Masato Iwabuchi , Noboru Sakamoto , Yasushi Sekine , Takashi Omachi, A methodology to analyze power, voltage drop and their effects on clock skew/delay in early stages of design, Proceedings of the 1999 international symposium on Physical design, p.9-15, April 12-14, 1999, Monterey, California, United States
	Min Zhao , Rajendran V. Panda , Sachin S. Sapatnekar , Tim Edwards , Rajat Chaudhry , David Blaauw, Hierarchical analysis of power distribution networks, Proceedings of the 37th conference on Design automation, p.150-155, June 05-09, 2000, Los Angeles, California, United States
	Kai Wang , Malgorzata Marek-Sadowska, Clock network sizing via sequential linear programming with time-domain analysis, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	Sanjay Pant , David Blaauw , Vladimir Zolotov , Savithri Sundareswaran , Rajendran Panda, A stochastic approach To power grid analysis, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Jingjing Fu , Zuying Luo , Xianlong Hong , Yici Cai , Sheldon X.-D. Tan , Zhu Pan, A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.505-510, January 27-30, 2004, Yokohama, Japan
	Min Zhao , Yuhong Fu , Vladimir Zolotov , Savithri Sundareswaran , Rajendran Panda, Optimal placement of power supply pads and pins, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Amir H. Ajami , Kaustav Banerjee , Massoud Pedram, Scaling Analysis of On-Chip Power Grid Voltage Variations in Nanometer Scale ULSI, Analog Integrated Circuits and Signal Processing, v.42 n.3, p.277-290, March 2005
	Puneet Gupta , Andrew B. Kahng , Swamy Muddu, Quantifying Error in Dynamic Power Estimation of CMOS Circuits, Analog Integrated Circuits and Signal Processing, v.42 n.3, p.253-264, March 2005
	Su-Wei Wu , Yao-Wen Chang, Efficient power/ground network analysis for power integrity-driven design methodology, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Zhixin Tian , Huazhong Yang , Rong Luo, Gibbs sampling in power grid analysis, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Rajendran Panda , Savithri Sundareswaran , David Blaauw, Impact of Low-Impedance Substrate on Power Supply Integrity, IEEE Design & Test, v.20 n.3, p.16-22, May 2003
	Takashi Sato , Masanori Hashimoto , Hidetoshi Onodera, Successive pad assignment algorithm to optimize number and location of power supply pad using incremental matrix inversion, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Chen-Wei Liu , Yao-Wen Chang, Floorplan and power/ground network co-synthesis for fast design convergence, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA
	Sudhakar Bobba , Tyler Thorp , Kathirgamar Aingaran , Dean Liu, IC power distribution challenges, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	D. T. Blaauw , A. Dharchoudhury , R. Panda , S. Sirichotiyakul , C. Oh , T. Edwards, Emerging power management tools for processor design, Proceedings of the 1998 international symposium on Low power electronics and design, p.143-148, August 10-12, 1998, Monterey, California, United States
	Min Zhao , Rajendran Panda , Savithri Sundareswaran , Shu Yan , Yuhong Fu, A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Sudhakar Bobba , Ibrahim Hajj, Maximum voltage variation in the power distribution network of VLSI circuits with RLC models, Proceedings of the 2001 international symposium on Low power electronics and design, p.376-381, August 2001, Huntington Beach, California, United States
	Praveen Ghanta , Sarma Vrudhula , Sarvesh Bhardwaj , Rajendran Panda, Stochastic variational analysis of large power grids considering intra-die correlations, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Sanjay Pant , Eli Chiprout, Power grid physics and implications for CAD, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Nestoras Evmorfopoulos , Dimitris Karampatzakis , Georgios Stamoulis, Precise identification of the worst-case voltage drop conditions in power grid verification, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Min Zhao , Rajendran Panda , Ben Reschke , Yuhong Fu , Trudi Mewett , Sri Chandrasekaran , Savithri Sundareswaran , Shu Yan, On-chip decoupling capacitance and P/G wire co-optimization for dynamic noise, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	E. Chiprout, Fast flip-chip power grid analysis via locality and grid shells, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.485-488, November 07-11, 2004
	D. Kouroussis , I. A. Ferzli , F. N. Najm, Incremental partitioning-based vectorless power grid verification, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.358-364, November 06-10, 2005, San Jose, CA
	L.-R. Zheng , H. Tenhunen, Design and Analysis of Power Integrity in Deep Submicron System-on-Chip Circuits, Analog Integrated Circuits and Signal Processing, v.30 n.1, p.15-29, January 2002
	Hongyu Chen , Chung-Kuan Cheng , Andrew B. Kahng , Ion Mandoiu , Qinke Wang , Bo Yao, The Y-Architecture for On-Chip Interconnect: Analysis and Methodology, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.13, November 09-13, 2003
	Yu-Min Lee , Charlie Chung-Ping Chen, The Power Grid Transient Simulation in Linear Time Based on 3D Alternating-Direction-Implicit Method, Proceedings of the conference on Design, Automation and Test in Europe, p.11020, March 03-07, 2003
	Imad A. Ferzli , Farid N. Najm , Lars Kruse, Early power grid verification under circuit current uncertainties, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
	Praveen Ghanta , Sarma Vrudhula , Rajendran Panda , Janet Wang, Stochastic Power Grid Analysis Considering Process Variations, Proceedings of the conference on Design, Automation and Test in Europe, p.964-969, March 07-11, 2005
	Zhe Wang , Rajeev Murgai , Jaijeet Roychowdhury, Automated, Accurate Macromodelling of Digital Aggressors for Power/Ground/Substrate Noise Prediction, Proceedings of the conference on Design, automation and test in Europe, p.20824, February 16-20, 2004
	Sanjay Pant , Eli Chiprout , David Blaauw, Power Grid Physics and Implications for CAD, IEEE Design & Test, v.24 n.3, p.246-254, May 2007
	Sani R. Nassif, Power grid analysis benchmarks, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Xiaoyi Wang , Jin Shi , Yici Cai , Xianlong Hong, Heuristic power/ground network and floorplan co-design method, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Hedi Harizi , Robert Häußler , Markus Olbrich , Erich Barke, Efficient modeling techniques for dynamic voltage drop analysis, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California