Reducing power in high-performance microprocessors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Reducing power in high-performance microprocessors

Full text

Pdf (254 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 35th annual Design Automation Conference table of contents

San Francisco, California, United States

Pages: 732 - 737

Year of Publication: 1998

ISBN:0-89791-964-5

Authors

Vivek Tiwari	Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA
Deo Singh	Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA
Suresh Rajgopal	Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA
Gaurav Mehta	Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA
Rakesh Patel	Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA
Franklin Baez	Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 21, Downloads (12 Months): 142, Citation Count: 64

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/277044.277227 What is a DOI?

ABSTRACT

Power consumption has become one of the biggest challenges in high-performance microprocessor design. The rapid increase in the complexity and speed of each new CPU generation is outstripping the benefits of voltage reduction and feature size scaling. Designers are thus continuously challenged to come up with innovative ways to reduce power, while trying to meet all the other constraints imposed on the design. This paper presents an overview of the issues related to power consumption in the context of Intel CPUs. The main trends that are driving the increased focus on design for low power are described. System and benchmarking issues, and sources of power consumption in a high-performance CPU are briefly described. Techniques that have been tried on real designs in the past are described. The role of CAD tools and their limitations in this domain will also be discussed. In addition, areas that need increased research focus in the future are also pointed out.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	ACPI home page. http://www, teleport, com/~acpi.
	2	$. Borkar, Intel Corp. Personal communication.
	3	A. Chandrakasan, R. Brodersen. Minimizing power consumption in digital CMOS circuits?roceedings of the IEEE83(4), April 1995.
	4	S. Ellis. Power management in notebook computer't'roc. Silicon Valley Personal Computing Design Conference, July 1991.
	5	L. Gwennap. Power issues may limit future CPUs. Microprocessor Report, 10( 1 0), August 1996.
	6	Intel Power Monitor home page. http://developer, intel, com/ial./ipm.
	7	J. Schutz. A 3.3V 0.6um BiCMOS SuperScalar Microprocessor. I$$CC Digest of Tech. Papers, Feb 1994.
	8	Vivek Tiwari , Pranav Ashar , Sharad Malik, Technology mapping for lower power, Proceedings of the 30th international conference on Design automation, p.74-79, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164581]
	9	Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
	10	Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international conference on Design automation, p.68-73, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164577]

CITED BY 64

	Victor Zyuban, Unified architecture level energy-efficiency metric, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA
	J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States
	Diana Marculescu, Profile-driven code execution for low power dissipation (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.253-255, July 25-27, 2000, Rapallo, Italy
	Fei Li , Lei He, Maximum current estimation considering power gating, Proceedings of the 2001 international symposium on Physical design, p.106-111, April 01-04, 2001, Sonoma, California, United States
	Hongbo Yang , Guang R. Gao , Clement Leung, On achieving balanced power consumption in software pipelined loops, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	David Brooks , Margaret Martonosi, Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance, ACM Transactions on Computer Systems (TOCS), v.18 n.2, p.89-126, May 2000
	Luca Benini , Giovanni De Micheli, Logic synthesis for low power, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
	Radu Marculescu , Diana Marculescu , Massoud Pedram, Non-stationary effects in trace-driven power analysis, Proceedings of the 1999 international symposium on Low power electronics and design, p.133-138, August 16-17, 1999, San Diego, California, United States
	Radu Muresan , Catherine H. Gebotys, Current consumption dynamics at instruction and program level for a VLIW DSP processor, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	A. Hemani , T. Meincke , S. Kumar , A. Postula , T. Olsson , P. Nilsson , J. Oberg , P. Ellervee , D. Lundqvist, Lowering power consumption in clock by using globally asynchronous locally synchronous design style, Proceedings of the 36th ACM/IEEE conference on Design automation, p.873-878, June 21-25, 1999, New Orleans, Louisiana, United States
	A. G. M. Strollo , E. Napoli , D. De Caro, New clock-gating techniques for low-power flip-flops, Proceedings of the 2000 international symposium on Low power electronics and design, p.114-119, July 25-27, 2000, Rapallo, Italy
	David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000
	Emil Talpes , Diana Marculescu, Power reduction through work reuse, Proceedings of the 2001 international symposium on Low power electronics and design, p.340-345, August 2001, Huntington Beach, California, United States
	Tilman Glökler , Andreas Hoffmann , Heinrich Meyr, Methodical Low-Power ASIP Design Space Exploration, Journal of VLSI Signal Processing Systems, v.33 n.3, p.229-246, March 2003
	Diana Marculescu , Anoop Iyer, Application-driven processor design exploration for power-performance trade-off analysis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Alper Buyuktosunoglu , David H. Albonesi , Stanley Schuster , David Brooks , Pradip Bose , Peter Cook, Power-efficient issue queue design, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
	Mahadevamurty Nemani , Vivek Tiwari, Macro-driven circuit design methodology for high-performance datapaths, Proceedings of the 37th conference on Design automation, p.661-666, June 05-09, 2000, Los Angeles, California, United States
	Kanad Ghose, Reducing energy requirements for instruction issue and dispatch in superscalar microprocessors (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.231-233, July 25-27, 2000, Rapallo, Italy
	Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, Dynamic power management of electronic systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.696-702, November 08-12, 1998, San Jose, California, United States
	J. L. Rossello , Jaume Segura, Power-delay modeling of dynamic CMOS gates for circuit optimization, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Mondira Deb Pant , Pankaj Pant , Donald Scott Wills, On-chip decoupling capacitor optimization using architectural level prediction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.319-326, June 2002
	Amir H. Ajami , Kaustav Banerjee , Massoud Pedram, Analysis of substrate thermal gradient effects on optimal buffer insertion, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Enric Musoll, Speculating to reduce unnecessary power consumption, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.4, p.509-536, November 2003
	Weiping Liao , Lei He, Power modeling and reduction of VLIW processors, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
	Hans M. Jacobson, Improved clock-gating through transparent pipelining, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Emil Talpes , Diana Marculescu, A critical analysis of application-adaptive multiple clock processors, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Weiping Liao , Fei Li , Lei He, Microarchitecture level power and thermal simulation considering temperature dependent leakage model, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Masato Iwabuchi , Noboru Sakamoto , Yasushi Sekine , Takashi Omachi, A methodology to analyze power, voltage drop and their effects on clock skew/delay in early stages of design, Proceedings of the 1999 international symposium on Physical design, p.9-15, April 12-14, 1999, Monterey, California, United States
	Jayaprakash Pisharath , Alok Choudhary, An integrated approach to reducing power dissipation in memory hierarchies, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
	K. Masselos , F. Catthoor , C. E. Goutis , H. Deman, Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in VLIW Multimedia Processors, Journal of VLSI Signal Processing Systems, v.37 n.1, p.53-73, May 2004
	Francky Catthoor, Energy-Delay Efficient Data Storage and Transfer Architectures and Methodologies: Current Solutions and Remaining Problems, Journal of VLSI Signal Processing Systems, v.21 n.3, p.219-231, July 1999
	Baruch Solomon , Avi Mendelson , Ronny Ronen , Doron Orenstien , Yoav Almog, Micro-operation cache: a power aware frontend for variable instruction length ISA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.801-811, October 2003
	Bingxiong Xu , David H. Albonesi, Runtime Reconfiguration Techniques for Efficient General-Purpose Computation, IEEE Design & Test, v.17 n.1, p.42-52, January 2000
	Thad Starner, The Challenges of Wearable Computing: Part 1, IEEE Micro, v.21 n.4, p.44-52, July 2001
	Adhir Upadhyay , Syed Rafay Hasan , Mohamed Nekili, Optimal partitioning of globally asychronous locally synchronous processor arrays, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA
	Emil Talpes , Diana Marculescu, Execution cache-based microarchitecture power-efficient superscalar processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.14-26, January 2005
	David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000
	Sandy Irani , Kirk R. Pruhs, Algorithmic problems in power management, ACM SIGACT News, v.36 n.2, June 2005
	Yingmin Li , Mark Hempstead , Patrick Mauro , David Brooks , Zhigang Hu , Kevin Skadron, Power and thermal effects of SRAM vs. Latch-Mux design styles and clock gating choices, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Yongseok Cheon , Pei-Hsin Ho , Andrew B. Kahng , Sherief Reda , Qinke Wang, Power-aware placement, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Shaoxiong Hua , Gang Qu , Shuvra S. Bhattacharyya, Energy reduction techniques for multimedia applications with tolerance to deadline misses, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee, A sink-n-hoist framework for leakage power reduction, Proceedings of the 5th ACM international conference on Embedded software, September 18-22, 2005, Jersey City, NJ, USA
	Yi-Ping You , Chingren Lee , Jenq Kuen Lee, Compilers for leakage power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.147-164, January 2006
	Aneesh Aggarwal, Reducing latencies of pipelined cache accesses through set prediction, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
	Monica Donno , Enrico Macii , Luca Mazzoni, Power-aware clock tree planning, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	David P. Bunde, Power-aware scheduling for makespan and flow, Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures, July 30-August 02, 2006, Cambridge, Massachusetts, USA
	Seongmoo Heo , Ronny Krashinsky , Krste Asanovic, Activity-sensitive flip-flop and latch selection for reduced energy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.9, p.1060-1064, September 2007
	Mondira Deb Pant , Pankaj Pant , D. Scott Wills , Vivek Tiwari, An architectural solution for the inductive noise problem due to clock-gating, Proceedings of the 1999 international symposium on Low power electronics and design, p.255-257, August 16-17, 1999, San Diego, California, United States
	Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000
	Hao Yu , Yiyu Shi , Lei He , Tanay Karnik, Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
	Kaushal R. Gandhi , Nihar R. Mahapatra, Exploiting data-dependent slack using dynamic multi-VDD to minimize energy consumption in datapath circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Nikhil Bansal , Tracy Kimbrel , Kirk Pruhs, Speed scaling to manage energy and temperature, Journal of the ACM (JACM), v.54 n.1, p.1-es, March 2007
	Hao Yu , Joanna Ho , Lei He, Simultaneous power and thermal integrity driven via stapling in 3D ICs, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Montek Singh , Steven M. Nowick, MOUSETRAP: high-speed transition-signaling asynchronous pipelines, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.6, p.684-698, June 2007
	Sani R. Nassif, Power grid analysis benchmarks, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Basab Datta , Wayne Burleson, Collaborative sensing of on-chip wire temperatures using interconnect based ring oscillators, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
	Ben A. Abderazek , Arquimedes Canedo , Tsutomu Yoshinaga , Masahiro Sowa, The QC-2 parallel Queue processor architecture, Journal of Parallel and Distributed Computing, v.68 n.2, p.235-245, February, 2008
	Yi-Ping You , Chung-Wen Huang , Jenq Kuen Lee, Compilation for compact power-gating controls, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.51-es, September 2007
	Md. Musfiquzzaman Akanda , Ben A. Abderazek , Masahiro Sowa, Dual-execution mode processor architecture, The Journal of Supercomputing, v.44 n.2, p.103-125, May 2008
	Itisha Chanodia , Dimitrios Velenis, Parameter variations and crosstalk noise effects on high performance H-tree clock distribution networks, Analog Integrated Circuits and Signal Processing, v.56 n.1-2, p.13-21, August 2008
	Sumeer Goel , Ashok Kumar , Magdy A. Bayoumi, Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.12, p.1309-1321, December 2006
	Basab Datta , Wayne Burleson, Low-power, process-variation tolerant on-chip thermal monitoring using track and hold based thermal sensors, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA
	Hao Yu , Joanna Ho , Lei He, Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.3, p.1-31, May 2009
	Anh T. Tran , Dean N. Truong , Bevan M. Baas, A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.214-223, May 10-13, 2009