Figures of merit to characterize the importance of on-chip inductance

ABSTRACT

A closed form solution for the output signal of a CMOS inverter driving an RLC transmission line is presented. This solution is based on the alpha power law for deep submicrometer technologies. Two figures of merit are presented that are useful for determining if a section of interconnect should be modeled as either an RLC or an RC impedance. The damping factor of a lumped RLC circuit is shown to be a useful figure of merit. The second useful figure of merit considered in this paper is the ratio of the rise time of the input signal at the driver of an interconnect line to the time of flight of the signals across the line. AS/X circuit simulations of an RLC transmission line and a five section RC II circuit based on a 0.25 µm IBM CMOS technology are used to quantify and determine the relative accuracy of an RC model. One primary result of this study is evidence demonstrating that a range for the length of the interconnect exists for which inductance effects are prominent. Furthermore, it is shown that under certain conditions, inductance effects are negligible despite the length of the section of interconnect.

REFERENCES

• 1: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 2: D.A. Priore, "Inductance on Silicon for Sub-Micron CMOS VLSI," Proceedings of the IEEE Symposium on VLSI Circuits, pp. 17-18, May 1993.
• 3: D.B. Jarvis, "The Effects of Interconnections on High- Speed Logic Circuits," IEEE Transactions on Electronic Computers, Vol. EC-10, No. 4, pp. 476- 487, October 1963.
• 4: M.P. May, A. Tafiove, and J. Baron, "FD-TD Modeling of Digital Signal Propagation in 3-D Circuits with Passive and Active Loads," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-42, No. 8, pp. 1514- 1523, August 1994.
• 5: T. Sakurai, "Approximation of Wiring Delay in MOSFET LSI," IEEE Journal of Solid-State Circuits, Vol. SC- 18, No. 4, pp. 418- 426, August 1983.
• 6: G.Y. Yacoub, H. Pham, M. Ma, and E. G. Friedman, "A System for Critical Path Analysis Based on Back Annotation and Distributed Interconnect Impedance Models," Microelectronic Journal, Vol. 18, No. 3, pp. 2 1 .30, June 1988.
• 7: J. Torres, "Advanced Copper Interconnections for Silicon CMOS Technologies," Applied Smface Science, Vol. 9 1, No. 1, pp. 112 - 123, October 1995.
• 8: K. K. Likharev and V. K. Semenov, "RSFQ Logic/Memory Family: A New Josephson-Junction Technology for Sub-Terahertz-Clock Frequency Digital System," IEEE Transactions on Applied Superconductivity, Vol. AS-l, No. 1, pp. 3 - 28, March 1991.
• 9: T. Sakurai and A. R. Newton "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE Journal of Solid-State Circuits, Vol. SC-25, No. 2, pp. 584- 593, April 1990.
• 10: ASK User's Guide, IBM Corporation, New York, 1996.
• 11: L.N. Dworsky, Modern Transmission Line Theory and Applications, John Wiley & Sons, Inc., New York, 1979.
• 12: Y. Eo and W. R. Eisenstadt, "High-Speed VLSI Interconnect Modeling B a s e d o n S-Parameter Measurement," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. CHMT- 16, No. 5, pp. 555- 562, August 1993.
• 13: A. Deutsch , G. V. Kopcsay , V. A. Ranieri , J. K. Cataldo , E. A. Galligan , W. S. Graham , R. P. McGouey , S. L. Nunes , J. R. Paraszczak , J. J. Ritsko , R. J. Serino , D. Y. Shih , J. S. Wilczynski, High-speed signal propagation on lossy transmission lines, IBM Journal of Research and Development, v.34 n.4, p.601-615, Jul. 1990
• 14: A. Deutsch , G. V. Kopcsay , B. J. Rubin , C. W. Surovic , L. M. Terman , R. P. Dunne, Jr. , T. A. Gallo , R. H. Dennard, Modeling and characterization of long on-chip interconnections for high-performance microprocessors, IBM Journal of Research and Development, v.39 n.5, p.547-567, Sept. 1995
• 15: A. Deutsch, et al., "When are transmission-line effects important for on-chip interconnections?," IEEE Transactions on Microwave Theory and Techniques, Vol. 45, No. 10, pp. 1836- 1846, October 1997.
• 16: Masakazu Shoji, High-Speed Digital Circuits, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1996

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Memory technologies

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
  B.8 Performance and Reliability

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

  J. Computer Applications

General Terms:
Design, Measurement, Performance, Theory