Practical experiences with standard-cell based datapath design tools: do we really need regular layouts?

ABSTRACT

Commercial tools for standard-cell based datapath design are here classed according to design flows, and the advantages of each class are discussed with the results of two test circuits. Algorithmic generation of netlists and of relative cell placement can help reducing area but, contrary to common belief, appears often detrimental to speed. Extraction of regularity from synthesized netlists is difficult and requires counterproductive simplifications to the synthesis process. Most promising are synthesis tools which can generate placement data; yet, no tool of this class appears ready today.

REFERENCES

• 1: J. Fadavi-Ardekani. MxN Booth encoded multiplier generator using optimized Wallace treesZEEE Transactions on Very Large Scale Zntegration Systems, VLSI- 1(2): 120-25, June 1993.
• 2: M. Gansen , F. Richter , O. Weiss , T. G. Noll, A Datapath Generator for Full-Custom Macros of Iterative Logic Arrays, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, p.438, July 14-16, 1997
• 3: L. L. Larmore,D.D. Gajski, and A. C.-H. Wu. Layout placement for sliced architecture.IEEE Transactions on Computer- AidedDesign, 11(1):102-14, Jan. 1992.
• 4: Vojin G. Oklobdzija , David Villeger , Simon S. Liu, A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach, IEEE Transactions on Computers, v.45 n.3, p.294-306, March 1996 [doi>10.1109/12.485568]
• 5: Stamatis Vassiliadis , Eric M. Schwarz , Baik M. Sung, Hard-Wired Multipliers with Encoded Partial Products, IEEE Transactions on Computers, v.40 n.11, p.1181-1197, November 1991 [doi>10.1109/12.102823]
• 6: Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• 7: Q. Wu, C. Y. R. Chen, and B. S. Carlson. LILA: Layout generation for iterative logic arrayslEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 14(11): 1359- 69, Nov. 1995.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.1 Design
          Subjects: Data-path design

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

  C. Computer Systems Organization

  J. Computer Applications

General Terms:
Design, Measurement, Performance, Theory

Keywords:
custom sizing, migration, timing optimazation