A programming environment for the design of complex high speed ASICs

ABSTRACT

A C++ based programming environment for the design of complex high speed ASICs is presented. The design of a 75 Kgate DECT transceiv er is used as a driv er example. Compact descriptions, combined with efficient sim ulationand syn thesis strategies are essen tial for the design of such a complex system. It is sho wn how a C++ programming approach outperforms traditional HDL-based methods.

REFERENCES

• 1: Gjalt de Jong , Bill Lin Carl Verdonck , Sven Wuytack , Francky Catthoor, Background memory management for dynamic data structure intensive processing systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.515-520, November 05-09, 1995, San Jose, California, United States
• 2: D. Gajski, N. Dutt, A. Wu, and S. Lin. High Level Synthesis. Kluwer Academic Publishers, 1992.
• 3: Werner Geurts, Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications, Kluwer Academic Publishers, Norwell, MA, 1997
• 4: Rajesh K. Gupta , Stan Y. Liao, Using a Programming Language for Digital System Design, IEEE Design & Test, v.14 n.2, p.72-80, April 1997 [doi>10.1109/54.587745]
• 5: S. Kim, K. Kum, and W. Sung, Fixed-point optimization utility for c and c-t-q- based digital signal processing programs. In Workshop on VLSI Signal Processing '95, pages 197-206. Osaka, November 1995.
• 6: Rudy Lauwereins , Marc Engels , Marleen Adé , J. a. Peperstraete, Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, v.28 n.2, p.35-43, February 1995 [doi>10.1109/2.347998]
• 7: Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987 [doi>10.1109/TC.1987.5009446]
• 8: P. Schaumont , S. Vernalde , L. Rijnders , M. Engels , I. Bolsens, Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications, Proceedings of the 1997 European conference on Design and Test, p.542, March 17-20, 1997
• 9: Synopsys Inc., 700 E. Middlefield Rd, Mountain View, CA 94043. BC User's Manual.
• 10: Synopsys Inc., 700 E. Middlefield Rd, Mountain View, CA 94043. DC User's Manual
• 11: Markus Willems , Volker Bürsgens , Holger Keding , Thorsten Grötker , Heinrich Meyr, System level fixed-point design based on an interpolative approach, Proceedings of the 34th annual conference on Design automation, p.293-298, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266105]
• 12: Joon-Seo Yim , Yoon-Ho Hwang , Chang-Jae Park , Hoon Choi , Woo-Seung Yang , Hun-Seung Oh , In-Cheol Park , Chong-Min Kyung, A C-based RTL design verification methodology for complex microprocessor, Proceedings of the 34th annual conference on Design automation, p.83-88, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266040]
• 13: V. Zivojnovic, S. Pees, and H. Meyr. Lisa -machine description language and generic machine model for hw/sw co-design. In W. Burleson, K. Konstantinides, and T. Meng, editors, VLSI Signal Processing IX, 1996.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  D. Software
  D.2 SOFTWARE ENGINEERING
  D.3 PROGRAMMING LANGUAGES
      D.3.2 Language Classifications

          Nouns: C++

General Terms:
Design, Languages, Measurement, Performance, Theory

Keywords:
congestion, global routing, quadratic placement, relaxed pins, routing models, supply-demand