Generic global placement and floorplanning

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Generic global placement and floorplanning

Full text

Pdf (243 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 35th annual Design Automation Conference table of contents

San Francisco, California, United States

Pages: 269 - 274

Year of Publication: 1998

ISBN:0-89791-964-5

Authors

Hans Eisenmann	Institute of Electronic Design Automation, Technical University Munich, 80290 Munich, Germany
Frank M. Johannes	Institute of Electronic Design Automation, Technical University Munich, 80290 Munich, Germany

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 17, Downloads (12 Months): 103, Citation Count: 133

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/277044.277119 What is a DOI?

ABSTRACT

We present a new force directed method for global placement. Besides the well-known wire length dependent forces we use additional forces to reduce cell overlaps and to consider the placement area. Compared to existing approaches, the main advantage is that the algorithm provides increased flexibility and enables a variety of demanding applications. Our algorithm is capable of addressing the problems of global placement, floorplanning, timing minimization and interaction to logic synthesis. Among the considered objective functions are area, timing, congestion and heat distribution. The iterative nature of the algorithm assures that timing requirements are precisely met. While showing similar CPU time requirements it outperforms Gordian by an average of 6 percent and TimberWolf by an average of 8 percent in wire length and yields significantly better timing results.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	N. Quinn and M. Breuer, "A force directed component placement procedure for printed circuit boards,'IEEETrans. CAS, vol. CAS-26, pp. 377-388, June 1979.
	2	W.-J. Sun and C. Sechen, "Efficient and effective placement for very large circuits," IEEE Trans. CAD, vol. 14, no. 3, pp. 349-359, 1995.
	3	A. Dunlop and B. Kernighan, "A procedure for placement of standard-cell VLSI circuits,"lEEE Trans. CAD, vol. CAD-4, pp. 92-98, Jan. 1985.
	4	Dennis J.-H. Huang , Andrew B. Kahng, Partitioning-based standard-cell global placement with an exact objective, Proceedings of the 1997 international symposium on Physical design, p.18-25, April 14-16, 1997, Napa Valley, California, United States [doi>10.1145/267665.267674]
	5	C.-K. Cheng and E. S.Kuh, "Module placement based on resistive network optimization," 1EEE Trans. CAD, vol. CAD-3, pp. 2 18-225, July 1984.
	6	Ren-Song Tsay , Ernest S. Kuh , Chi-Ping Hsu, Proud: a fast sea-of-gates placement algorithm, Proceedings of the 25th ACM/IEEE conference on Design automation, p.318-323, June 12-15, 1988, Atlantic City, New Jersey, United States
	7	J.M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich, "GORDIAN: VLS! placement by quadratic programming and slicing optimization," IEEE Trans. CAD, vol. CAD- 10, pp. 356-365, Mar. 1991.
	8	A. E. Dunlop , V. D. Agrawal , D. N. Deutsch , M. F. Jukl , P. Kozak , M. Wiesel, Chip layout optimization using critical path weighting, Proceedings of the 21st conference on Design automation, p.133-136, June 25-27, 1984, Albuquerque, New Mexico, United States
	9	M. A. B. Jackson , E. S. Kuh, Performance-driven placement of cell based IC's, Proceedings of the 26th ACM/IEEE conference on Design automation, p.370-375, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74444]
	10	R. Otten, "Efficient floorplan optimization," inlEEE ICCD, pp. 499-501, Oct. 1983.
	11	K, M. Hall, "An r-dimensional quadratic placement algorithm,'' Management Science, vol. 17, pp. 219-229, Nov. 1970.
	12	R. Ellis and D. Gulick, Calculus. Harcourt Brace Jovanovich, 1991.
	13	W. E. Williams,Partial Differential Equations. Oxford University Press, 1980.
	14	Georg Sigl , Konrad Doll , Frank M. Johannes, Analytical placement: A linear or a quadratic objective function?, Proceedings of the 28th conference on ACM/IEEE design automation, p.427-432, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127707]
	15	"www. cbl.ncsu.edu/benchmarks/layoutsynth92/"
	16	"pefformance. netlib, org/performance/html/PDStop.htrnl"
	17	K. Doll, F. M. Johannes, andK. J. Antreich, "Iterative placement improvement by network flow methods,?EEE Trans. CAD, vol. 13, pp. 1190-1200, Oct. 1994.
	18	Wern-Jieh Sun , Carl Sechen, Efficient and effective placement for very large circuits, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.170-177, November 07-11, 1993, Santa Clara, California, United States
	19	Wern-Jieh Sun , Carl Sechen, A loosely coupled parallel algorithm for standard cell placement, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.137-144, November 06-10, 1994, San Jose, California, United States
	20	William Swartz , Carl Sechen, Timing driven placement for large standard cell circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.211-215, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217531]
	21	B.M. Riess and G. G. Ettelt, "Speed: Fast and efficient timing driven placement," in IEEE ISCAS, 1995.
	22	A. Srinivasan, K. Chaudhary, and E. S. Kuh, "RITUAL: A performance driven placement algorithm,'TEEETrans. CAS, vol. CAS-39, pp. 825-840, Nov. 1992.

CITED BY 134

	Yih-Chih Chou , Youn-Long Lin, A performance-driven standard-cell placer based on a modified force-directed algorithm, Proceedings of the 2001 international symposium on Physical design, p.24-29, April 01-04, 2001, Sonoma, California, United States
	Fan Mo , Abdallah Tabbara , Robert K. Brayton, A force-directed maze router, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Andrew E. Caldwell , Andrew B. Kahng , Igor L. Markov, Can recursive bisection alone produce routable placements?, Proceedings of the 37th conference on Design automation, p.477-482, June 05-09, 2000, Los Angeles, California, United States
	Andrew A. Kennings , Igor L. Markov, Analytical minimization of half-perimeter wirelength, Proceedings of the 2000 conference on Asia South Pacific design automation, p.179-184, January 2000, Yokohama, Japan
	Maogang Wang , Majid Sarrafzadeh, On the behavior of congestion minimization during placement, Proceedings of the 1999 international symposium on Physical design, p.145-150, April 12-14, 1999, Monterey, California, United States
	Jason Cong , Michail Romesis , Min Xie, Optimality, scalability and stability study of partitioning and placement algorithms, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
	Ke Zhong , Shantanu Dutt, Effective partition-driven placement with simultaneous level processing and global net views, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Xiaojian Yang , Maogang Wang , Kenneth Eguro , Majid Sarrafzadeh, A snap-on placement tool, Proceedings of the 2000 international symposium on Physical design, p.153-158, May 2000, San Diego, California, United States
	Patrick H. Madden, Reporting of standard cell placement results, Proceedings of the 2001 international symposium on Physical design, p.30-35, April 01-04, 2001, Sonoma, California, United States
	Ke Zhong , Shantanu Dutt, Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Stefan Thomas Obenaus , Ted H. Szymanski, Gravity: Fast placement for 3-D VLSI, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.298-315, July 2003
	Ching-Han Tsai , Sung-Mo (Steve) Kang, Standard cell placement for even on-chip thermal distribution, Proceedings of the 1999 international symposium on Physical design, p.179-184, April 12-14, 1999, Monterey, California, United States
	Ulrich Brenner , André Rohe, An effective congestion driven placement framework, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Bill Halpin , C. Y. Roger Chen , Naresh Sehgal, Timing driven placement using physical net constraints, Proceedings of the 38th conference on Design automation, p.780-783, June 2001, Las Vegas, Nevada, United States
	Mehmet Can Yildiz , Patrick H. Madden, Global objectives for standard cell placement, Proceedings of the 11th Great Lakes symposium on VLSI, p.68-72, March 2001, West Lafayette, Indiana, United States
	H. Chang , E. Shragowitz , J. Liu , H. Youssef , B. Lu , S. Sutanthavibul, Net criticality revisited: an effective method to improve timing in physical design, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Bill Halpin , C. Y. Roger Chen , Naresh Sehgal, A sensitivity based placer for standard cells, Proceedings of the 10th Great Lakes symposium on VLSI, p.193-196, March 02-04, 2000, Chicago, Illinois, United States
	William E. Dougherty , Donald E. Thomas, Unifying behavioral synthesis and physical design, Proceedings of the 37th conference on Design automation, p.756-761, June 05-09, 2000, Los Angeles, California, United States
	Wilsin Gosti , Sunil P. Khatri , Alberto L. Sangiovanni-Vincentelli, Addressing the timing closure problem by integrating logic optimization and placement, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Tony F. Chan , Jason Cong , Tianming Kong , Joseph R. Shinnerl, Multilevel optimization for large-scale circuit placement, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Saurabh N. Adya , Mehmet C. Yildiz , Igor L. Markov , Paul G. Villarrubia , Phiroze N. Parakh , Patrick H. Madden, Benchmarking for large-scale placement and beyond, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
	Jason Cong , Majid Sarrafzadeh, Incremental physical design, Proceedings of the 2000 international symposium on Physical design, p.84-92, May 2000, San Diego, California, United States
	Tony F. Chan , Jason Cong , Joseph R Shinnerl , Kenton Sze , Min Xie, mPL6: enhanced multilevel mixed-size placement, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA
	Bo Yao , Hongyu Chen , Chung-Kuan Cheng , Nan-Chi Chou , Lung-Tien Liu , Peter Suaris, Unified quadratic programming approach for mixed mode placement, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Shyam Ramji , Nagu R. Dhanwada, Design topology aware physical metrics for placement analysis, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
	Satoshi Ono , Patrick H. Madden, On structure and suboptimality in placement, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Hongyu Chen , Chung-Kuan Cheng , Nan-Chi Chou , Andrew B. Kahng , John F. MacDonald , Peter Suaris , Bo Yao , Zhengyong Zhu, An algebraic multigrid solver for analytical placement with layout based clustering, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Sung-Woo Hur , Tung Cao , Karthik Rajagopal , Yegna Parasuram , Amit Chowdhary , Vladimir Tiourin , Bill Halpin, Force directed mongrel with physical net constraints, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Bo Hu , Malgorzata Marek-Sadowska, Wire length prediction based clustering and its application in placement, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Andrew B. Kahng , Igor L. Markov , Sherief Reda, On legalization of row-based placements, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA
	Qinghua Liu , Malgorzata Marek-Sadowska, A study of netlist structure and placement efficiency, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	Natarajan Viswanathan , Chris Chong-Nuen Chu, FastPlace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	Karthik Rajagopal , Tal Shaked , Yegna Parasuram , Tung Cao , Amit Chowdhary , Bill Halpin, Timing driven force directed placement with physical net constraints, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
	Maogang Wang , Majid Sarrafzadeh, Modeling and minimization of routing congestion, Proceedings of the 2000 conference on Asia South Pacific design automation, p.185-190, January 2000, Yokohama, Japan
	Olivier Coudert, Logical and physical design: a flow perspective, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
	Maogang Wang , Xiaojian Yang , Majid Sarrafzadeh, Dragon2000: standard-cell placement tool for large industry circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Bernd Obermeier , Frank M. Johannes, Temperature-aware global placement, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.143-148, January 27-30, 2004, Yokohama, Japan
	Bo Hu , Yue Zeng , Malgorzata Marek-Sadowska, mFAR: fixed-points-addition-based VLSI placement algorithm, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Andrew B. Kahng , Qinke Wang, Implementation and extensibility of an analytic placer, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	David A. Papa , Saurabh N. Adya , Igor L. Markov, Constructive benchmarking for placement, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA
	Bernd Obermeier , Frank M. Johannes, Quadratic placement using an improved timing model, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Jason Cong , Joseph R. Shinnerl , Min Xie , Tim Kong , Xin Yuan, Large-scale circuit placement, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.389-430, April 2005
	Ting-Yuan Wang , Jeng-Liang Tsai , Charlie Chung-Ping Chen, Sensitivity guided net weighting for placement driven synthesis, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	Tung-Chieh Chen , Tien-Chang Hsu , Zhe-Wei Jiang , Yao-Wen Chang, NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Zhong Xiu , James D. Ma , Suzanne M. Fowler , Rob A. Rutenbar, Large-scale placement by grid-warping, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Haoxing Ren , David Z. Pan , David S. Kung, Sensitivity guided net weighting for placement driven synthesis, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	Ateen Khatkhate , Chen Li , Ameya R. Agnihotri , Mehmet C. Yildiz , Satoshi Ono , Cheng-Kok Koh , Patrick H. Madden, Recursive bisection based mixed block placement, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	Zhuoyuan Li , Weimin Wu , Xianlong Hong, Congestion driven incremental placement algorithm for standard cell layout, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	S. N. Adya , I. L. Markov, Combinatorial techniques for mixed-size placement, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.1, p.58-90, January 2005
	Bo Hu , Malgorzata Marek-Sadowska, FAR: fixed-points addition & relaxation based placement, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Fan Mo , Abdallah Tabbara , Robert K. Brayton, A force-directed macro-cell placer, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Chao-Yang Yeh , Malgorzata Marek-Sadowska, Skew-programmable clock design for FPGA and skew-aware placement, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA
	Prashant Saxena , Noel Menezes , Pasquale Cocchini , Desmond A. Kirkpatrick, The scaling challenge: can correct-by-construction design help?, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
	Ulrich Brenner , Markus Struzyna, Faster and better global placement by a new transportation algorithm, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Ameya R. Agnihotri , Satoshi Ono , Patrick H. Madden, Recursive bisection placement: feng shui 5.0 implementation details, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Gi-Joon Nam , Charles J. Alpert , Paul Villarrubia , Bruce Winter , Mehmet Yildiz, The ISPD2005 placement contest and benchmark suite, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Tony Chan , Jason Congy , Kenton Sze, Multilevel generalized force-directed method for circuit placement, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Andrew B. Kahng , Sherief Reda, Evaluation of placer suboptimality via zero-change netlist transformations, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Haoxing Ren , David Z. Pan , Charles J. Alpert , Paul Villarrubia, Diffusion-based placement migration, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Prashant Saxena , Bill Halpin, Modeling repeaters explicitly within analytical placement, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Tony F. Chan , Jason Cong , Michalis Romesis , Joseph R. Shinnerl , Kenton Sze , Min Xie, mPL6: a robust multilevel mixed-size placement engine, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Zhong Xiu , Rob A. Rutenbar, Timing-driven placement by grid-warping, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Chih-Yang Peng , Wen-Chang Chao , Yao-Wen Chang , Jyh-Herng Wang, Simultaneous block and I/O buffer floorplanning for flip-chip design, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Qingzhou (Ben) Wang , Devang Jariwala , John Lillis, A study of tighter lower bounds in LP relaxation based placement, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Brent Goplen , Prashant Saxena , Sachin Sapatnekar, Net weighting to reduce repeater counts during placement, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Charles J. Alpert , Gi-Joon Nam , Paul G. Villarrubia, Free space management for cut-based placement, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.746-751, November 10-14, 2002, San Jose, California
	Takashi Sato , Junji Ichimiya , Nobuto Ono , Kotaro Hachiya , Masanori Hashimoto, On-chip thermal gradient analysis and temperature flattening for SoC design, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Pradeep Ramachandaran , Ameya R. Agnihotri , Satoshi Ono , Purushothaman Damodaran , Krishnaswami Srihari , Patrick H. Madden, Optimal placement by branch-and-price, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Tim (Tianming) Kong, A novel net weighting algorithm for timing-driven placement, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.172-176, November 10-14, 2002, San Jose, California
	Sherief Reda , Amit Chowdhary, Effective linear programming based placement methods, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA
	Qingzhou (Ben) Wang , John Lillis , Shubhankar Sanyal, An LP-based methodology for improved timing-driven placement, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Wenting Hou , Xianlong Hong , Weimin Wu , Yici Cai, A path-based timing-driven quadratic placement algorithm, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Rupesh S. Shelar , Sachin S. Sachin S. Sapatnekar , Prashant Saxena , Xinning Wang, A predictive distributed congestion metric and its application to technology mapping, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
	Bernd Obermeier , Hans Ranke , Frank M. Johannes, Kraftwerk: a versatile placement approach, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Chuck J. Alpert , Gi-Joon Nam , Paul Villarribua , Mehmet C. YILDIZ, Placement stability metrics, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Jason Cong , Min Xie, A robust detailed placement for mixed-size IC designs, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Natarajan Viswanathan , Min Pan , Chris Chu, FastPlace 2.0: an efficient analytical placer for mixed-mode designs, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Andrew B. Kahng , Stefanus Mantik , Igor L. Markov, Min-max placement for large-scale timing optimization, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Mahim Mishra , Seth C. Goldstein, Defect tolerance at the end of the roadmap, Nano, quantum and molecular computing: implications to high level design and validation, Kluwer Academic Publishers, Norwell, MA, 2004
	Tao Luo , David Newmark , David Z. Pan, A new LP based incremental timing driven placement for high performance designs, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Sung Woo Hur , John Lillis, Mongrel: hybrid techniques for standard cell placement, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Dian Zhou , Rui-Ming Li, Design and verification of high-speed VLSI physical design, Journal of Computer Science and Technology, v.20 n.2, p.147-165, March 2005
	Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003
	Shan Yan , Bill Lin, Application-specific network-on-chip architecture synthesis based on set partitions and Steiner trees, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Zuoyuan Li , Xianlong Hong , Qiang Zhou , Jinian Bian , Hannah H. Yang , Vijay Pitchumani, Efficient thermal-oriented 3D floorplanning and thermal via planning for two-stacked-die integration, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.325-345, April 2006
	Padmini Gopalakrishnan , Xin Li , Lawrence Pileggi, Architecture-aware FPGA placement using metric embedding, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Ganesh Venkataraman , Jiang Hu , Frank Liu , C-N. Sze, Integrated placement and skew optimization for rotary clocking, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Zhong Xiu , Rob A. Rutenbar, Mixed-size placement with fixed macrocells using grid-warping, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA
	Tung-Chieh Chen , Yi-Lin Chuang , Yao-Wen Chang, X-architecture placement based on effective wire models, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA
	Yue Zhuo , Hao Li , Qiang Zhou , Yici Cai , Xianlong Hong, New timing and routability driven placement algorithms for FPGA synthesis, Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy
	Bo Hu, Timing-driven placement for heterogeneous field programmable gate array, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Jason Cong , Guojie Luo, Highly efficient gradient computation for density-constrained analytical placement methods, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA
	Ganesh Venkataraman , Jiang Hu , Frank Liu, Integrated placement and skew optimization for rotary clocking, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.2, p.149-158, February 2007
	Tung-Chieh Chen , Zhe-Wei Jiang , Tien-Chang Hsu , Hsin-Chen Chen , Yao-Wen Chang, A high-quality mixed-size analytical placer considering preplaced blocks and density constraints, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Min Pan , Chris Chu, FastRoute: a step to integrate global routing into placement, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Jens Vygen, New theoretical results on quadratic placement, Integration, the VLSI Journal, v.40 n.3, p.305-314, April, 2007
	Peter Spindler , Frank M. Johannes, Fast and robust quadratic placement combined with an exact linear net model, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	P. Azzoni , M. Bertoletti , N. Dragone , F. Fummi , C. Guardiani , W. Vendraminetto, Yield-aware placement optimization, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Lihong Zhang , Rabin Raut , Yingtao Jiang , Ulrich Kleine , Yoohwan Kim, Macro-cell placement for analog physical designs using a hybrid genetic algorithm with simulated annealing, Integrated Computer-Aided Engineering, v.12 n.4, p.379-396, October 2005
	S. Chatterjee , R. Brayton, A new incremental placement algorithm and its application to congestion-aware divisor extraction, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.541-548, November 07-11, 2004
	S. N. Adya , S. Chaturvedi , J. A. Roy , D. A. Papa , I. L. Markov, Unification of partitioning, placement and floorplanning, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.550-557, November 07-11, 2004
	Bo Hu , M. Marek-Sadowska, Multilevel expansion-based VLSI placement with blockages, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.558-564, November 07-11, 2004
	A. B. Kahng , Q. Wang, An analytic placer for mixed-size placement and timing-driven placement, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.565-572, November 07-11, 2004
	K. Vorwerk , A. Kennings , A. Vannelli, Engineering details of a stable force-directed placer, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.573-580, November 07-11, 2004
	Haoxing Ren , D. Z. Pan , P. G. Villarubia, True crosstalk aware incremental placement with noise map, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.402-409, November 07-11, 2004
	A. B. Kahng , S. Reda , Qinke Wang, Architecture and details of a high quality, large-scale analytical placer, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.891-898, November 06-10, 2005, San Jose, CA
	K. Vorwerk , A. Kennings, Mixed-size placement via line search, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.899-904, November 06-10, 2005, San Jose, CA
	Haifeng Qian , S. S. Sapatnekar, A hybrid linear equation solver and its application in quadratic placement, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.905-909, November 06-10, 2005, San Jose, CA
	Min Pan , N. Viswanathan , C. Chu, An efficient and effective detailed placement algorithm, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.48-55, November 06-10, 2005, San Jose, CA
	Mehmet Can Yildiz , Patrick H. Madden, Improved cut sequences for partitioning based placement, Proceedings of the 38th conference on Design automation, p.776-779, June 2001, Las Vegas, Nevada, United States
	Tony F. Chan , Jason Cong , Tim Kong , Joseph R. Shinnerl , Kenton Sze, An Enhanced Multilevel Algorithm for Circuit Placement, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.299, November 09-13, 2003
	Ameya Agnihotri , Mehmet Can YILDIZ , Ateen Khatkhate , Ajita Mathur , Satoshi Ono , Patrick H. Madden, Fractional Cut: Improved Recursive Bisection Placement, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.307, November 09-13, 2003
	Saurabh N. Adya , Igor L. Markov , Paul G. Villarrubia, On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.311, November 09-13, 2003
	Jason Cong , Tim Kong , Joseph R. Shinnerl , Min Xie , Xin Yuan, Large-Scale Circuit Placement: Gap and Promise, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.883, November 09-13, 2003
	Wonjoon Choi , Kia Bazargan, Incremental Placement for Timing Optimization, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.463, November 09-13, 2003
	Jason Cong , Michail Romesis , Min Xie, Optimality and Stability Study of Timing-Driven Placement Algorithms, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.472, November 09-13, 2003
	Yanfeng Wang , Qiang Zhou , Yici Cai , Jiang Hu , Xianlong Hong , Jinian Bian, Low power clock buffer planning methodology in F-D placement for large scale circuit design, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Daniel Gebhardt , Kenneth S. Stevens, Elastic Flow in an Application Specific Network-on-Chip, Electronic Notes in Theoretical Computer Science (ENTCS), v.200 n.1, p.3-15, February, 2008
	Stelian Alupoaei , Srinivas Katkoori, Net Clustering Based Macrocell Placement, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.399, January 07-11, 2002
	Andrew B. Kahng , Igor L. Markov , Sherief Reda, Boosting: Min-Cut Placement with Improved Signal Delay, Proceedings of the conference on Design, automation and test in Europe, p.21098, February 16-20, 2004
	Kristofer Vorwerk , Andrew Kennings, An Improved Multi-Level Framework for Force-Directed Placement, Proceedings of the conference on Design, Automation and Test in Europe, p.902-907, March 07-11, 2005
	Paul Zuber , Armin Windschieg , Raul Medina Beltan de Otalora , Walter Stechele , Andreas Herkersdorf, Reduction of CMOS Power Consumption and Signal Integrity Issues by Routing Optimization, Proceedings of the conference on Design, Automation and Test in Europe, p.986-987, March 07-11, 2005
	Markus Olbrich , Erich Barke, Placement Using a Localization Probability Model (LPM), Proceedings of the conference on Design, automation and test in Europe, p.21412, February 16-20, 2004
	Zhe-Wei Jiang , Bor-Yiing Su , Yao-Wen Chang, Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Wing On Fung , Tughrul Arslan, A power-aware algorithm for the design of reconfigurable hardware during high level placement, International Journal of Knowledge-based and Intelligent Engineering Systems, v.12 n.3, p.237-244, August 2008
	Andrew B. Kahng , Chul-Hong Park , Puneet Sharma , Qinke Wang, Lens aberration aware placement for timing yield, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-26, January 2009
	Hao Li , Yue Zhuo, Criticality history guided FPGA placement algorithm for timing optimization, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
	Taneem Ahmed , Paul D. Kundarewich , Jason H. Anderson , Brad L. Taylor , Rajat Aggarwal, Architecture-specific packing for virtex-5 FPGAs, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA
	Charles J. Alpert , Chris Chu , Paul G. Villarrubia, The coming of age of physical synthesis, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
	Natarajan Viswanathan , Gi-Joon Nam , Charles J. Alpert , Paul Villarrubia , Haoxing Ren , Chris Chu, RQL: global placement via relaxed quadratic spreading and linearization, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Tung-Chieh Chen , Minsik Cho , David Z. Pan , Yao-Wen Chang, Metal-density driven placement for cmp variation and routability, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA
	Tao Luo , David Z. Pan, DPlace2.0: a stable and efficient analytical placement based on diffusion, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Andrew B. Kahng , Bao Liu , Qinke Wang, Stochastic power/ground supply voltage prediction and optimization via analytical placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.8, p.904-912, August 2007
	Ender Yilmaz , Günhan Dündar, Analog layout generator for CMOS circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.32-45, January 2009