A framework for estimation and minimizing energy dissipation of embedded HW/SW systems

ABSTRACT

Embedded system design is one of the most challenging tasks in VLSI CAD because of the vast amount of system parameters to fix and the great variety of constraints to meet. In this paper we focus on the constraint of low energy dissipation, an indispensable peculiarity of embedded mobile computing systems. We present the first comprehensive framework that simultaneously evaluates the tradeoffs of energy dissipations of software and hardware such as caches and main memory. Unlike previous work in low power research which focused only on software or hardware, our framework optimizes system parameters to minimize energy dissipation of the overall system. The trade-off between system performance and energy dissipation is also explored. Experimental results show that our Avalanche framework can drastically reduce system energy dissipation.

REFERENCES

• 1: Darko Kirovski , Miodrag Potkonjak, System-level synthesis of low-power hard real-time systems, Proceedings of the 34th annual conference on Design automation, p.697-702, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266325]
• 2: Bharat P. Dave , Ganesh Lakshminarayana , Niraj K. Jha, COSYN: hardware-software co-synthesis of embedded systems, Proceedings of the 34th annual conference on Design automation, p.703-708, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266341]
• 3: Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
• 4: P-W. Ong, R.-H. Ynn, Power-Conscious Software Design - a framework for modeling software on hardware, IEEE Proc. of Syrup. on Low Power Electronics, pp. 36-37, 1994.
• 5: T. Sato, M. Nagamatsu, H. Tago, Power and Performance Simulator: ESP and its Application for 100 MIPS/W Class RISC Design. IEEE Proc. of Symv. on Low Power Electronics~ pp. 46--47, 1994.
• 6: R. Gonzales, M. Horowitz, Energy Dissipation in General Purpose Processors, IEEE Proc. of ~vrpo on Low-Power Electronicst ~D. 12-13. 1995.
• 7: Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263310]
• 8: Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Architectural exploration and optimization of local memory in embedded systems, Proceedings of the 10th international symposium on System synthesis, p.90-97, September 17-19, 1997, Antwerp, Belgium
• 9: Inki Hong , Darko Kirovski , Miodrag Potkonjak, Potential-driven statistical ordering of transformations, Proceedings of the 34th annual conference on Design automation, p.347-352, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266161]
• 10: S.J.E Wilton, N.P. Jouppi, An Enhanced Access and Cycle 17me Model for On-Chip Caches, DEC, WRL Research Rep. 93/5, 1994.
• 11: Stanford Compiler Group, The SUIF la'bran': A set of core routines for manipulating SUIF data structures, Stanford University, 1994.
• 12: Vivek Tiwari, Logic and system design for low power consumption, 1996
• 13: M.D. Hill, J. R. Laurus, A. R. Lebecket al., WARTS: WisconsinArchitectural Research Tool Set, Computer Science Department University of Wisconsin.
• 14: K. Itoh, K. Sasaki and Y. Nakagome, Trend. 7 in Low-Power RAM Circuit Technologies, Pro. of the IEEE, VOL. 83, No. 4, 1995.
• 15: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin , Rita Chen , Debashree Ghosh, Techniques for low energy software, Proceedings of the 1997 international symposium on Low power electronics and design, p.72-75, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263286]
• 16: W. Ye.. R. Ernst, Th. Benner,, J Henkel. Fast Timing Analysis for Hardware- Software Co-~'nthesis, Proc. ICCD, pp.452--457,1993.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

  C. Computer Systems Organization

  G. Mathematics of Computing
  G.4 MATHEMATICAL SOFTWARE
      Subjects: Algorithm design and analysis

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

  J. Computer Applications

General Terms:
Algorithms, Design, Experimentation, Measurement, Performance, Theory

Keywords:
emulation, functional simulation, reconstruction, visibility