| Design space exploration algorithm for heterogeneous multi-processor embedded system design |
| Full text |
Pdf
(407 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 35th annual Design Automation Conference
table of contents
San Francisco, California, United States
Pages: 82 - 87
Year of Publication: 1998
ISBN:0-89791-964-5
|
|
Authors
|
|
Ireneusz Karkowski
|
Delft University of Technology, Information Technology and Systems, Mekelweg 4, 2628 CD Delft, The Netherlands
|
|
Henk Corporaal
|
Delft University of Technology, Information Technology and Systems, Mekelweg 4, 2628 CD Delft, The Netherlands
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 21, Citation Count: 7
|
|
|
ABSTRACT
Single-chip multi-processor embedded system becomesnowadays a feasible and very interesting option. What isneeded however is an environment that supports the designerin transforming an algorithmic specification into a suitableparallel implementation. In this paper we present anddemonstrate an important component of such an environment - an efficient design space exploration algorithm. The algorithm can be used to semi-automatically find the bestparallelization of a given embedded application. It employsfunctional pipelining [13] and data set partitioning [16]simultaneously with source-to-source program transformationsto obtain the most advantageous hierarchical parallelizations.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Saman P. Amarasinghe , Jennifer M. Anderson , Christopher S. Wilson , Shih-Wei Liao , Brian R. Murphy , Robert S. French , Monica S. Lam , Mary W. Hall, Multiprocessors from a Software Perspective, IEEE Micro, v.16 n.3, p.52-61, June 1996
[doi> 10.1109/40.502406]
|
| |
2
|
|
| |
3
|
|
| |
4
|
|
 |
5
|
|
| |
6
|
|
| |
7
|
|
| |
8
|
|
| |
9
|
Jan Hoogerbrugge. Code generation for TransportTriggered Architectures. Phl) thesis, Delft Univ. of Technology, February 1996.
|
| |
10
|
|
| |
11
|
Ireneusz Karkowslci. Performance Driven Synthesis of Digital Systems. Phl) thesis, Delft University of Technology, December 1995.
|
| |
12
|
Ireneusz Karkowski. Computer aided embedded systems design. In Proceedings of the third annual con. of ASCI, Heijen, The Netherlands, 2-4 June 1997.
|
| |
13
|
|
| |
14
|
|
| |
15
|
|
| |
16
|
|
CITED BY 7
|
|
|
|
|
|
|
|
U. Nagaraj Shenoy , Prith Banerjee , Alok Choudhary, A system-level synthesis algorithm with guaranteed solution quality, Proceedings of the conference on Design, automation and test in Europe, p.417-425, March 27-30, 2000, Paris, France
|
|
|
|
|
|
|
|
|
|
|
|
|
|